



**PMD841P-FB**  
DRAFT - PUBLIC

## **SPRINGCARD PC/SC READERS - CSB6 GROUP**

---

### **Developer's reference manual**

### DOCUMENT IDENTIFICATION

Category	Developer's manual		
Family/Customer	PC/SC readers		
Reference	PMD841P	Version	FB
Status	draft	Classification	Public
Keywords	CSB6, PC/SC, contactless cards, RFID labels, NFC tags		
Abstract	The SpringCard PC/SC readers embed an APDU interpreter that makes it easy to work with contactless memory cards, RFID labels, NFC tags, as if they were smartcards. Also a few vendor-specific commands give access to reader's LED, buzzer, runtime configuration either through SCardTransmit or SCardControl functions. This document details all these features.		

File name	V:\Dossiers\notices\CSB6 Group\Developpement et integration\[PMD841P-FB] CSB6 PCSC APDU interpreter and specific commands.odt		
Date saved	02/11/12	Date printed	15/06/11

## REVISION HISTORY

Ver.	Date	Author	Valid. by		Approv. by	Details
			Tech.	Qual.		
AA	21/04/08	JDA				Early draft
AB	30/05/08	JDA				Corrected to reflect some changes in the firmware itself
AC	05/09/08	JDA				New SpringCard template
BA	20/10/08	JDA				Written chapter 3, added § 2.4
CA	22/01/09	LTC				Corrected P1 allowed values for LOAD KEY instruction Added ASK CTSB, ST SR176 support (firmware ≥ 1.50) Added ISO/IEC 15693 and ICODE1 support (firmware ≥ 1.50, RC632 chipset)
CB	18/03/09	ECL				Documentation of buzzer configuration register added
CC	04/05/09	ECL				New PIX.SS and PIX.NN values
CD	02/06/09	JDA				New SLOT CONTROL instruction (firmware ≥ 1.51)
CE	12/08/09	JDA				Added § 3.4 Details regarding memory card READ/UPDATE moved to chapter 5 Added support of Inside Contactless PicoPass and NXP Mifare Plus (firmware ≥ 1.52)
DA	09/02/10	JDA				Added ISO 15693 and “ciphered” Mifare frames in ENCAPSULATE (firmware ≥ 1.53) Added support of Innovision Jewel/Topaz (firmware ≥ 1.53)
DB	14/12/10	JDA				Corrected bogus INS for General Authenticate (firmware ≥ 1.55) Listed new features of firmware ≥ 1.55 (GET DATA and SLOT CONTROL) Added paragraph 3.2, added explanation of MS' CCID driver behaviour Added new values for P1,P2 in GET DATA APDU Fixed a few typos
EA	15/06/11	JDA				Change in title + a few cosmetic changes : this document now targets every SpringCard PC/SC readers (CSB7, CSB8, CSB9 families) and not only the CSB6 family as before.
EB	26/07/11	JDA				Added chapter 2 “getting started with PC/SC”, chapter 6.2 “contactless smart cards”
EC	24/11/11	JDA				READ BINARY and UPDATE BINARY add support NFC Forum Type 2 tags with sector select feature (firmware ≥ 1.62) Added information regarding communication speeds in GET DATA (firmware ≥ 1.62)
ED	08/02/12	JDA				Added support for Kovio RF barcode and non-standard ISO 15693 tags (from ST) having the address on 2 bytes (firmware ≥ 1.64)

FA	29/08/12	JDA				Documented new behaviour of firmware $\geq 1.70$ (MIFARE CLASSIC VALUE, key selector in MIFARE CLASSIC READ / WRITE) Detailed ISO 15693 commands Added the glossary Renumbering of chapter 3
FB	02/11/12	JDA				Improved the introduction All configuration registers are now documented

## CONTENTS

1. INTRODUCTION.....	7	3.5.3.CLA byte of CCID interpreter.....	56
1.1.ABSTRACT.....	7	3.5.4.Misc. options for the contactless slot.....	56
1.2.SUPPORTED PRODUCTS.....	8	3.5.5.AFI.....	57
1.3.AUDIENCE.....	8	3.5.6.Firmware operating mode.....	57
1.4.SUPPORT AND UPDATES.....	8	3.5.7.Advanced RF configuration.....	58
1.5.USEFUL LINKS.....	9	3.5.8.Calypso compliance.....	58
1.6.GLOSSARY – USEFUL TERMS.....	9	3.5.9.T=CL speed limit.....	59
2.EMBEDDED APDU INTERPRETER.....	13	3.5.10.T=CL options.....	60
2.1.BASIS.....	13	3.5.11.Extended ATQB.....	60
2.1.1.CLA byte of the embedded APDU interpreter.....	14	3.5.12.Buzzer and LEDs settings.....	60
2.1.2.Status words returned by the embedded APDU interpreter.....	14	4.WORKING WITH CONTACTLESS CARDS – USEFUL HINTS.....	62
2.1.3.Embedded APDU interpreter instruction list.....	15	4.1.RECOGNIZING AND IDENTIFYING PICC/VICC IN PC/SC ENVIRONMENT.....	62
2.2.PC/SC STANDARD INSTRUCTIONS FOR THE CONTACTLESS SLOT.....	16	4.1.1.ATR of an ISO 14443-4 compliant smartcard.....	62
2.2.1.GET DATA instruction.....	16	4.1.2.ATR of a wired-logic PICC/VICC.....	64
2.2.2.LOAD KEY instruction.....	18	4.1.3.Using the GET DATA instruction.....	65
2.2.3.GENERAL AUTHENTICATE instruction.....	20	4.1.4.Contactless protocol.....	65
2.2.4.READ BINARY instruction.....	22	4.1.5.Contactless card name bytes.....	66
2.2.5.UPDATE BINARY instruction.....	24	4.2.ISO 14443-4 PICCs.....	68
2.3.VENDOR SPECIFIC INSTRUCTIONS FOR THE CONTACTLESS SLOT.....	26	4.2.1.Desfire first version (0.4).....	68
2.3.1.MIFARE CLASSIC READ instruction.....	26	4.2.2.Desfire EV0 (0.6) and EV1.....	68
2.3.2.MIFARE CLASSIC WRITE instruction.....	28	4.2.3.Calypso cards.....	68
2.3.3.MIFARE CLASSIC VALUE instruction.....	31	4.3.WIRED-LOGIC PICCs BASED ON ISO 14443-A.....	69
2.3.4.CONTACTLESS SLOT CONTROL instruction.....	34	4.3.1.Mifare Classic.....	69
2.3.5.ENCAPSULATE instruction.....	36	4.3.2.Mifare Plus X and Mifare Plus S.....	71
2.4.OTHER VENDOR SPECIFIC INSTRUCTIONS.....	40	4.3.3.Type 2 NFC Tags (NFC Forum) - Mifare UltraLight and UltraLight C.....	73
2.4.1.READER CONTROL instruction.....	40	4.3.4.NFC Forum Type 1 tags - Innovision Topaz/Jewel.....	75
2.4.2.TEST instruction.....	42	4.4.WIRED-LOGIC PICCs BASED ON ISO 14443-B.....	76
2.4.3.CONFIGURE CALYPSO SAM specific instruction.....	44	4.4.1.ASK CTS256B and CTS512B.....	76
3.DIRECT CONTROL OF THE READER.....	45	4.4.2.ST Micro Electronics SR176.....	77
3.1.BASIS.....	45	4.4.3.ST Micro Electronics SRI4K, SRIX4K, SRI512, SRX512, SRT512.....	78
3.2.CONFIGURING THE DRIVER TO ALLOW DIRECT CONTROL.....	46	4.4.4. Inside Contactless PicoPass, ISO 14443-2 mode.....	79
3.2.1.Direct control using SpringCard SDD480.....	46	4.4.5. Inside Contactless PicoPass, ISO 14443-3 mode.....	80
3.2.2.Direct control using MS USBCCID.....	46	4.4.6.Atmel CryptoRF.....	81
3.2.3.Direct control using MS WUDFUsbccidDriver.....	47	4.5.ISO 15693 VICCs.....	82
3.2.4.Direct control using PCSC-Lite CCID.....	48	4.5.1.ISO 15693-3 read/write commands.....	82
3.3.IMPLEMENTATION DETAILS.....	49	4.5.2.Read/write commands for ST Micro Electronics chips with a 2-B block address.....	83
3.3.1.Sample code.....	49	4.5.3.Other ISO 15693 commands.....	83
3.3.2.Link to K531/K632/SpringProx/CSB legacy protocol.....	50	4.5.4.NXP ICODE1.....	86
3.3.3.Format of response, return codes.....	50	5.SPECIFIC ERROR CODES.....	87
3.3.4.Redirection to the Embedded APDU Interpreter.....	51		
3.4.LIST OF AVAILABLE CONTROL SEQUENCES.....	51		
3.4.1.Human interface related sequences.....	51		
3.4.2.Obtaining information on reader and slot.....	52		
3.4.3.Stopping / starting a slot.....	53		
3.4.4.Accessing reader's non-volatile memory (configuration registers).....	54		
3.5.CONFIGURATION REGISTERS.....	55		
3.5.1.Protocol list.....	55		
3.5.2.CCID slot mapping.....	56		



## 1. INTRODUCTION

---

### 1.1. ABSTRACT

**PC/SC** is the de-facto standard to interface *Personal Computers with Smart Cards* (and smartcard readers of course). **SpringCard PC/SC Readers** comply with this standard. This makes those products usable on most operating systems, using an high-level and standardized API.

To get started with PC/SC, please read our [Introduction to PC/SC development and simplified documentation of the API](#), available online at

<http://www.springcard.com/download/find.php?file=pmdz061>

**Contactless microprocessor-based smartcards** do comply with the ISO 7816-4 standard. This means that you only have to use the *SCardTransmit* function to exchange APDUs with the card, and it makes no difference whether the underlying layer is “contact” (ISO 7816-3 T=0 or T=1 as transport protocol) or “contactless” (using ISO 14443-4 “T=CL” as transport protocol).

Yet a lot of contactless cards are not actually “smartcards” because they are not ISO 7816-4 compliant, and therefore they are not natively supported by the system's PC/SC stack. This is the case of

- **Wired-logic memory cards** (Mifare, CTS, SR... families),
- **RFID labels** (ISO 15693, ICODE, TagIT... families),
- **NFC tags** (type 1, type 2, type 3),
- Even some proprietary microprocessor cards that use a specific communication protocol (Desfire EVO...).

The role of the **embedded APDU interpreter**, running in the reader, is to 'emulate' a standard smartcard, so the PC/SC stack (and as a consequence your application) doesn't have to deal with the underlying protocols and chip-specific commands.

Also, some actions are to be performed on the reader itself, and not onto the card: driving LEDs or buzzer, getting reader's serial number... **Vendor specific commands** that could be sent to the reader through *SCardControl* (or within a custom APDU through *SCardTransmit*) are designed to address this need.

**This document is the reference manual, both for the embedded APDU interpreter and the vendor specific commands.**

## 1.2. SUPPORTED PRODUCTS

At the date of writing, this document refers to all SpringCard PC/SC Readers in the **CSB6** group:

- The **Prox'N'Roll PC/SC**: desktop contactless reader,
- The **CSB6**: desktop contactless reader with 1 ID-1 smartcard + 3 SIM/SAM slots,
- The **CrazyWriter**: OEM module with antenna + 2 SIM/SAM slots,
- The **EasyFinger**: reader with biometrics (fingerprint scanner).

## 1.3. AUDIENCE

This manual is designed for use by application developers. It assumes that the reader has expert knowledge of computer development and a basic knowledge of PC/SC and of the ISO 7816-4 standard for smartcards.

## 1.4. SUPPORT AND UPDATES

Useful related materials (product datasheets, application notes, sample software, HOWTOs and FAQs...) are available at SpringCard's web site:

[www.springcard.com](http://www.springcard.com)

Updated versions of this document and others are posted on this web site as soon as they are made available.

For technical support enquiries, please refer to SpringCard support page, on the web at address

[www.springcard.com/support](http://www.springcard.com/support) .

## 1.5. USEFUL LINKS

- Microsoft's PC/SC reference documentation is included in Visual Studio help system, and available online at <http://msdn.microsoft.com> . Enter "winscard" or "SCardTransmit" keywords in the search box.
- MUSCLE PCSC-Lite project: <http://www.musclecard.com> (direct link to PC/SC stack : <http://pcsc-lite.alioth.debian.org>)
- PC/SC workgroup: <http://www.pcscworkgroup.com> .

## 1.6. GLOSSARY – USEFUL TERMS

The following list contains the terms that are directly related to the subject of this document. This is an excerpt from our technical glossary, available online at:

<http://www.springcard.com/blog/technical-glossary/>

- **ICC:** *integrated-circuit card*. This is the standard name for a plastic card holding a silicon chip (an integrated circuit) compliant with the ISO 7816 standards. A common name is *smartcard*.
- **CD:** *coupling device* or **coupler**. A device able to communicate with an ICC. This is what everybody calls a *smartcard reader*. Technically speaking it could be seen as a gateway between the computer and the card.
- **Microprocessor-based card:** an ICC (or a PICC) whose chip is a small computer. This is the case of high-end cards used in payment, transport, eID/passports, access control... Key features are security, ability to store a large amount of data and to run an application inside the chip. Most of the time they implement the command set defined by ISO 7816-4.
- **Memory card** or **wired logic card:** an ICC (or a PICC, or a VICC) whose chip is only able to store some data, and features a limited security scheme (or no security scheme at all). They are cheaper than microprocessor-based cards and therefore are widely used for RFID traceability, loyalty, access control...
- **PICC:** *proximity integrated-circuit card*. This is the standard name for any contactless card compliant with the ISO 14443 standards (proximity: less than 10cm). This could either be a smartcard or a memory card, or also any NFC object running in card emulation mode. Common names are *contactless card*, or *RFID card*, *NFC tag*.
- **PCD:** *proximity coupling device*. A device able to communicate with a PICC, i.e. a contactless reader compliant with ISO 14443.
- **VICC:** *vicinity integrated circuit card*. This is the standard name for any contactless card compliant with the ISO 15693 standards (vicinity: less than 150cm). Common names are *RFID tag*, *RFID label*.
- **VCD:** *vicinity coupling device*. A device able to communicate with a VICC, i.e. a contactless reader compliant with ISO 15693.
- **RFID:** *radio-frequency identification*. This is the general name for any system using radio waves for M2M communication (machine to machine, in our case PCD/VCD to PICC/VICC).
- **NFC:** *near-field communication*. A subset of RFID, where the operating distance is much shorter than the wavelength of the radio waves involved. This is the case for both ISO 14443 and ISO 15693: the carrier frequency is 13.56MHz, leading to a wavelength of 22m. The proximity and vicinity ranges are shorter than this wavelength.
- **NFC Forum:** an international association that aims to standardize the applications of NFC in the 13.56MHz range. Their main contribution is the **NFC Tags**, which are nothing more than PICCs which data are formatted according to their specifications, so the information they contain is understandable by any compliant application.
- **ISO 7816-1** and **ISO 7816-2:** This international standard defines the hardware characteristics of the ICC. The standard smartcard format (86x54mm) is called **ID-1**. A smaller form-factor is used for SIM cards (used in mobile phone) or SAM (secure authentication module, used for payment or transport applications) and is called **ID-000**.

- **ISO 7816-3:** This international standard defines two communication protocols for ICCs: T=0 and T=1. A compliant reader must support both of them.
- **ISO 7816-4:** This international standard defines both a communication scheme and a command set. The communication scheme is made of APDUs. The command set assumes that the card is structured the same way as a computer disk drive: directories and files could be selected (SELECT instruction) and accessed for reading or writing (READ BINARY, UPDATE BINARY instructions). More than 40 instructions are defined by the standard, but most cards implement only a small subset, and often add their own (vendor-specific) instructions.
- **APDU:** *application protocol datagram unit*. These are the frames that are exchanged at application-level between an application running on the computer and a smartcard. The format of those frames is defined by ISO 7816-4 and checked by the system's PC/SC stack. The command (application to card) is called a C-APDU, the response (card to application) a R-APDU. Note that this is a request/response scheme: the smartcard has no way to send something to the application unless the application asks for it.
- **ISO 14443:** This international standard defines the PCD/PICC communication scheme. It is divided into 4 layers:
  1. Defines the hardware characteristics of the PICC,
  2. Defines the carrier frequency and the bit-level communication scheme,
  3. Defines the frame-level communication scheme and the session opening sequence (anti-collision),
  4. Defines the transport-level communication scheme (sometimes called "T=CL").

The application-level is out of the scope of ISO 14443. Most microprocessor-based PICCs implement ISO 7816-4 on top of ISO 14443-4.

A lot of wired logic PICCs (NXP Mifare family, ST Micro Electronics ST/SR families, to name a few) implements only a subset of ISO 14443, and have their own set of functions on top of either ISO 14443-2 or ISO 14443-3.

Note that ISO 14443-2 and ISO 14443-3 are divided into 2 protocols called 'A' and 'B'. A PCD shall implement both, but the PICCs implement only one of them<sup>1</sup>. Four communication baudrates are possible: 106 kbit/s is mandatory, higher baudrates (212, 424 or 848 kbit/s) are optional.

- **ISO 15693:** This international standard defines the VCD/VICC communication scheme. It is divided into 3 layers:
  1. Defines the hardware characteristics of the VICC,
  2. Defines the carrier frequency and the bit-level communication scheme,
  3. Defines the frame-level communication scheme, the session opening sequence (anti-collision/inventory), and the command set of the VICC.

---

<sup>1</sup> Yet some NFC objects may emulate both an ISO 14443-A and an ISO 14443-B card.

All VICCs are memory chips. Their data storage area is divided into blocks. The size of the blocks and the number of them depend on the VICC.

Note that ISO 18000-3 mode 1 is the same as ISO 15693<sup>2</sup>.

- **ISO 18092 or NFCIP-1:** This international standard defines a communication scheme (most of the time referred as “peer to peer mode”) where two peer “objects” are able to communicate together (and not only a PCD and a PICC). The underlying protocol is ISO 14443-A at 106 kbit/s and the Sony Felica protocol at 212 and 424 kbit/s. The **SpringCard PC/SC Readers** depicted in this document do not provide this feature.
- **ISO 21481 or NFCIP-2:** This international standard defines how an NFC object shall be able to emulate an ISO 14443 PICC (and maybe an ISO 15693 VICC). When NFC objects run in this “card emulation mode”, the **SpringCard PC/SC Readers** are fully able to communicate with them.
- **Mifare:** This trademark of NXP (formerly Philips Semiconductors) is the generic brand name of their PICC products. Billions of **Mifare Classic** cards have been deployed since the 90's. This is a family of wired-logic PICCs where data storage is divided into sectors and protected by a proprietary<sup>3</sup> stream cipher called **CRYPTO1**. Every sector is protected by 2 access keys called “key A” and “key B”<sup>4</sup>. NXP also offers another family of wired-logic PICCs called **Mifare UltraLight** (adopted by NFC Forum as Type 2 NFC Tags). **Mifare SmartMX** (and former Pro/ProX) is a family of microprocessor-based PICCs that may run virtually any smartcard application, typically on top a JavaCard operating system. **Mifare Desfire** is a particular microprocessor-based PICC that runs a single general-purpose application.

---

<sup>2</sup> ISO 15693 has been written by the workgroup in charge of smartcards, and then copied by the workgroup in charge of RFID into ISO 18000, the large family of RFID standards.

<sup>3</sup> And totally broken. Do not rely on this scheme in security-sensitive applications!

<sup>4</sup> A typical formatting would define key A as the key for reading, and key B as the key for reading+writing.


## 2. EMBEDDED APDU INTERPRETER

### 2.1. BASIS

In PC/SC architecture, the **SCardTransmit** function implements the dialogue between an application and a smartcard, through a “passive” gateway, the reader. The reader only transmits frames in both directions, without any specific processing. The dialogue follows the ISO 7816-4 APDU rules:

- Application to smartcard **C-APDU** is *CLA, INS, P1, P2, Data In (optional)*
- Smartcard to application **R-APDU** is *Data Out (optional), SW1, SW2*

In order to work with non ISO 7816-4 cards as if they were smartcards, the embedded APDU interpreter obey to the same rules, offering its own list of instructions under the reserved class **CLA=,FF**. It is therefore available through regular **SCardTransmit** calls.



### 2.1.1. CLA byte of the embedded APDU interpreter

Default class is  $\text{hFF}$ . This means that every APDU starting with  $\text{CLA} = \text{hFF}$  will be interpreted by the reader, and not forwarded by the card.

#### a. Changing the CLA byte of the embedded APDU interpreter

The CLA byte of the embedded APDU interpreter is stored in register  $\text{hB2}$  of reader's non volatile memory (see § 3.5.3).

Note: in the following paragraphs, documentation of the APDUs is written with  $\text{CLA} = \text{hFF}$ . Change this to match your own CLA if necessary.

#### b. Disabling the embedded APDU interpreter

Define CLA byte =  $\text{h00}$  (register  $\text{hB2} = \text{h00}$ , see § 3.5.3) to disable the embedded APDU interpreter.

### 2.1.2. Status words returned by the embedded APDU interpreter

SW1	SW2	Meaning
$\text{h90}$	$\text{h00}$	Success
$\text{h67}$	$\text{h00}$	Wrong length (Lc incoherent with Data In)
$\text{h68}$	$\text{h00}$	CLA byte is not correct
$\text{h6A}$	$\text{h81}$	Function not supported (INS byte is not correct), or not available for the selected PICC/VICC
$\text{h6B}$	$\text{h00}$	Wrong parameter P1-P2
$\text{h6F}$	$\text{h01}$	PICC/VICC mute or removed during the transfer

Some functions provided by the embedded APDU interpreter may return specific status words. This behaviour is documented within the paragraph dedicated to each function.

### 2.1.3. Embedded APDU interpreter instruction list

Instruction	INS	Contactless	Contact	Notes (see below)
LOAD KEY	$\text{h}82$	✓		C
GENERAL AUTHENTICATE	$\text{h}86$	✓		C
READ BINARY	$\text{h}B0$	✓		A
ENVELOPE	$\text{h}C2$	✓		B
GET DATA	$\text{h}CA$	✓	✓	C
UPDATE BINARY	$\text{h}D6$	✓		A
READER CONTROL	$\text{h}F0$	✓	✓	D
RC CONTROL	$\text{h}F1$	✓		D
GEMCORE CONTROL	$\text{h}F1$		✓	D
MIFARE CLASSIC READ	$\text{h}F3$	✓		D
MIFARE CLASSIC WRITE	$\text{h}F4$	✓		D
MIFARE CLASSIC VALUE	$\text{h}F5$	✓		D
CONTACTLESS SLOT CONTROL	$\text{h}FB$	✓		D
CONFIGURE CALYPSO SAM	$\text{h}FC$		✓	D
TEST	$\text{h}FD$	✓	✓	D
ENCAPSULATE	$\text{h}FE$	✓	✓	D

#### Notes:

- A Function fully implemented according to PC/SC standard
- B Function implemented according to PC/SC standard, but some feature are not supported
- C Function implemented according to PC/SC standard, but also provides vendor-specific options
- D Vendor-specific function

## 2.2. PC/SC STANDARD INSTRUCTIONS FOR THE CONTACTLESS SLOT

### 2.2.1. GET DATA instruction

The **GET DATA** instruction retrieves information regarding the inserted PICC/VICC. It can be used with any kind of PICC/VICC, but the returned content will vary with the type of PICC/VICC actually in the slot.

#### GET DATA command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hCA	See below	See below	-	-	h00

#### GET DATA command parameters

P1	P2	Action	Fw
<b>Standard PC/SC-defined values</b>			
h00	h00	Serial number of the PICC/VICC - ISO 14443-A : UID (4, 7 or 11 bytes) - ISO 14443-B : PUPI (4 bytes) - ISO 15693 : UID (8 bytes) - Innovatron : DIV (4 bytes) - others: see chapter 4 for details	≥ 1.51
<b>SpringCard specific values</b>			
h01	h00	- ISO 14443-A : historical bytes from the ATS - ISO 14443-B : INF field in ATTRIB response - others: see chapter 4 for details	≥ 1.51
hF0	h00	Complete identifier of the PICC/VICC: - ISO 14443-A : ATQA (2 bytes) + SAK (1 byte) + UID - ISO 14443-B : complete ATQB (11 or 12 bytes) <sup>5</sup> - ISO 15693 : answer to GET SYSTEM INFORMATION command <sup>6</sup> - Innovatron : REPGEN - others: see chapter 4 for details	≥ 1.52
hF1	h00	Type of the PICC/VICC, according to PC/SC part 3 supplemental document: PIX.SS (standard, 1 byte) + PIX.NN (card name, 2 bytes) See chapter 4.1 for details	≥ 1.52

<sup>5</sup> SpringCard PC/SC Readers are ready to support the extended ATQB (12 bytes), but since a lot of PICC currently in circulation don't reply to the REQB command with the 'extended' bit set, this feature is not enabled by default.

<sup>6</sup> If the card doesn't support the GET SYSTEM INFORMATION COMMAND, a valid SYSTEM INFORMATION value is constructed, including the UID and the DSFID byte.

P1	P2	Action	Fw
$_{h}F1$	$_{h}01$	NFC Forum Tag <sup>7</sup> support: - $_{h}01$ if the PICC is recognized as a NFC Forum Type 1 Tag - $_{h}02$ if the PICC is recognized as a NFC Forum Type 2 Tag - $_{h}00$ otherwise	$\geq 1.62$
$_{h}F2$	$_{h}00$	“Short” serial number of the PICC/VICC - ISO 14443-A : UID truncated to 4 bytes, in “classical” order - others: same as P1,P2= $_{h}00,_{h}00$	$\geq 1.52$
$_{h}FA$	$_{h}00$	Card’s ATR	$\geq 1.53$
$_{h}FC$	$_{h}00$	PICC/PCD communication speeds on 2 bytes (DSI, DRI)	$\geq 1.62$
$_{h}FF$	$_{h}00$	Reader’s serial number (4-byte UID of the NXP RC chipset)	$\geq 1.52$
$_{h}FF$	$_{h}01$	Reader's hardware identifier (5-byte HWID of the NXP RC chipset)	$\geq 1.55$
$_{h}FF$	$_{h}81$	Vendor name in ASCII (“SpringCard”)	$\geq 1.55$
$_{h}FF$	$_{h}82$	Product name in ASCII	$\geq 1.55$
$_{h}FF$	$_{h}83$	Product serial number in ASCII	$\geq 1.55$
$_{h}FF$	$_{h}84$	Product USB identifier (VID/PID) in ASCII	$\geq 1.55$
$_{h}FF$	$_{h}85$	Product version (“x.xx”) in ASCII	$\geq 1.55$

### GET DATA response

Data Out	SW1	SW2
XX ... XX	See below	

### GET DATA status word

SW1	SW2	Meaning
$_{h}90$	$_{h}00$	Success
$_{h}62$	$_{h}82$	End of data reached before Le bytes (Le is greater than data length)
$_{h}6C$	XX	Wrong length (Le is shorter than data length, XX in SW2 gives the correct value)

<sup>7</sup> Please refer to NFC Forum’s specifications for details. Note that Type 4 Tags are ‘standard’ contactless smartcards; it is up to the application level to send the proper SELECT APPLICATION to recognize them. Type 3 Tags (Felica) are not supported by this hardware.

### 2.2.2. LOAD KEY instruction

The **LOAD KEY** instruction loads a 6-byte Mifare Classic access key (CRYPTO1) into reader's memory.

#### LOAD KEY command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	h82	Key location	Key index	h06	Key bytes (6 bytes)	-

#### LOAD KEY command parameter P1 (key location)

P1	
h00	The key is to be loaded in reader's volatile memory
h20	The key is to be loaded in reader's non-volatile memory (secure E2PROM inside the RC chipset, if available <sup>8</sup> )

#### LOAD KEY command parameter P2 (key index)

**When P1 = h00**, P2 is the identifier of the key into reader's volatile memory. The memory has the capacity to store up to 4 keys of each type (A or B).

P2 = h00 to P2 = h03 are "type A" keys,

P2 = h10 to P2 = h13 are "type B" keys.

**When P1 = h20**, P2 is the identifier of the key into the reader's non-volatile memory (if available). This memory can store up to 16 keys of each type (A or B).

P2 = h00 to P2 = h0F are "type A" keys,

P2 = h10 to P2 = h1F are "type B" keys.

Note there's no way to read-back the keys stored in either volatile or non-volatile memory.

#### LOAD KEY response

SW1	SW2
See below	

<sup>8</sup> This feature is available on the CSB6 and H663 groups, but not on the CSB7 and H512 groups

### LOAD KEY status word

SW1	SW2	Meaning
$_{h}90$	$_{h}00$	Success
$_{h}69$	$_{h}86$	Volatile memory is not available
$_{h}69$	$_{h}87$	Non-volatile memory is not available
$_{h}69$	$_{h}88$	Key index (P2) is not in the allowed range
$_{h}69$	$_{h}89$	Key length (Lc) is not valid

### 2.2.3. GENERAL AUTHENTICATE instruction

The **GENERAL AUTHENTICATE** instruction performs a Mifare Classic authentication (CRYPTO1). The application must provide the index of the key to be used; this key must have been loaded into the reader through a previous LOAD KEY instruction.

*Do not invoke this function if the currently activated PICC/VICC is not a Mifare Classic!*

#### GENERAL AUTHENTICATE command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	h86	h00	h00	h05	See below	-

#### GENERAL AUTHENTICATE Data In bytes

Byte 0	Byte 1	Byte 2	Byte 3	Byte 4
h01	h00	Block number	Key location or Key type	Key index

The **block number** (byte 2) is the address on the Mifare card, where we try to be authenticated (*note: this is the block number, not the sector number*).

The **key location or Key type** (byte 3) must be either:

- h60 for authentication using a CRYPTO1 “A” key (*standard PC/SC-defined value*),
- h61 for authentication using a CRYPTO1 “B” key (*standard PC/SC-defined value*),
- Same value as the P1 parameter used in the LOAD KEY instruction: h00 or h20 (*SpringCard specific value*).

The **key index** (byte 4) is defined as follow:

- If **key type** (byte 3) is h60, use values h00 to h03 to select one of the “A” keys stored in reader's volatile memory, and values h20 to h2F to select one of the “A” keys stored in reader's non-volatile memory (if available),
- If **key type** (byte 3) is h61, use values h00 to h03 to select one of the “B” keys stored in reader's volatile memory, and values h20 to h2F to select one of the “B” keys stored in reader's non-volatile memory (if available),
- If **key type** (byte 3) is either h00 or h20 (same value as the P1 parameter used in the LOAD key instruction), choose one of the values allowed for the P2 parameter in the same LOAD key instruction (*SpringCard specific value*).

### GENERAL AUTHENTICATE response

SW1	SW2
See below	

### GENERAL AUTHENTICATE status word

SW1	SW2	Meaning
$_{h}90$	$_{h}00$	Success
$_{h}69$	$_{h}82$	CRYPTO1 authentication failed
$_{h}69$	$_{h}86$	Key location or type (byte 3) is not valid (or not available for this reader)
$_{h}69$	$_{h}88$	Key index (byte 4) is not in the allowed range

### 2.2.4. READ BINARY instruction

The **READ BINARY** instruction retrieves data from a memory card (wired-logic PICC or VICC). Refer to chapter 4 for a details.

*For any PICC/VICC but Mifare Classic, this instruction is executed without any prerequisite. For Mifare Classic, the reader must have been authenticated by the card on a target sector, before being able to read the sector's data. Your application must always invoke GENERAL AUTHENTICATE instruction (with a valid key A or key B for the sector) before invoking the READ BINARY instruction. Using the MIFARE CLASSIC READ instruction instead (§ 2.3.1) could be easier and may shorten the transaction time.*

#### READ BINARY command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hB0	Address MSB	Address LSB	-	-	XX

P1 and P2 form the **address** that will be sent to the PICC/VICC in its specific read command. Most PICC/VICC are divided into small blocks (sometimes called pages). The address is a block number, and not to an absolute byte offset in memory.

Both the allowed range for the **address** and the value for **Le** depend on the capabilities of the PICC/VICC. Please always refer to its datasheet for details. Note that Le = h00 should always work, provided that the address is valid.

*For Mifare Classic, P1,P2 is the address of the block (h0000 to h00FF), but remember that the authentication is made on a per-sector basis. A new authentication must be performed every time you have to access another sector.*

*For a NFC Forum-compliant Type 2 NFC Tag, P2 is the block number, and P1 the sector number if the PICC does support this feature. Set P1 to h00 if it is not the case.*

#### READ BINARY response

Data Out	SW1	SW2
XX ... XX	See below	

### READ BINARY status word

SW1	SW2	Will return in Data Out
h90	h00	Success
h62	h82	End of data reached before Le bytes (Le is greater than data length)
h69	h81	Command incompatible
h69	h82	Security status not satisfied
h6A	h82	Wrong address (no such block or no such offset in the PICC/VICC)
h6C	XX	Wrong length (Le is shorter than data length, XX in SW2 gives the correct value)

### 2.2.5. UPDATE BINARY instruction

The **UPDATE BINARY** instruction writes data into a memory card (wired-logic PICC or VICC). Refer to chapter 4 for details.

*For any PICC/VICC but Mifare Classic, this instruction is executed without any prerequisite. For Mifare Classic, the reader must have been authenticated by the card on a target sector, before being able to write the sector's data. Your application must always invoke GENERAL AUTHENTICATE instruction (with a valid key A or key B for the sector) before invoking the UPDATE BINARY instruction. Using the MIFARE CLASSIC WRITE instruction instead (§ 2.3.2.) could be easier and may shorten the transaction time.*

#### UPDATE BINARY command APDU

CLA	INS	P1	P2	Lc	Data In	Le
$_{h}FF$	$_{h}D6$	Address MSB	Address LSB	XX	Data	-

P1 and P2 form the **address** that will be sent to the PICC/VICC in its specific write command. Most PICC/VICC are divided into small blocks (sometimes called pages). The address is a block number, and not to an absolute byte offset in memory.

Both the allowed range for the **address** and the value for **Lc** depend on the capabilities of the PICC/VICC. Please always refer to its datasheet for details.

*For Mifare Classic, P1,P2 is the address of the block ( $_{h}0000$  to  $_{h}00FF$ ), but remember that the authentication is made on a per-sector basis. A new authentication must be performed every time you have to access another sector. Lc must be  $_{h}10$  (a block is 16-B long). For a NFC Forum-compliant Type 2 NFC Tag, P2 is the block number, and P1 the sector number if the PICC does support this feature. Set P1 to  $_{h}00$  if it is not the case. Lc must be  $_{h}04$  (a block is 4-B long).*

#### UPDATE BINARY response

SW1	SW2
See below	

## UPDATE BINARY status word

SW1	SW2	Will return in Data Out
h90	h00	Success
h69	h82	Security status not satisfied
h6A	h82	Wrong address (no such block or no such offset in the PICC/VICC)
h6A	h84	Wrong length (trying to write too much data at once)

## Important disclaimer

*Most PICC/VICC have specific areas that may be written **only once** (OTP: one time programming or fuse bits), and/or that must be written **carefully** because they are involved in the security scheme of the chip (lock bits), and/or because writing a invalid value will make the card unusable (sector trailer of a Mifare Classic for instance).*

*Before invoking UPDATE BINARY, always double check where you're writing, and for the sensitive addresses, what you're writing!*

## 2.3. VENDOR SPECIFIC INSTRUCTIONS FOR THE CONTACTLESS SLOT

### 2.3.1. MIFARE CLASSIC READ instruction

The **MIFARE CLASSIC READ** instruction retrieves data from a Mifare Classic PICC (e.g. Mifare 1K or Mifare 4K, or Mifare Plus in level 1).

The difference with READ BINARY lies in the authentication scheme:

- With the READ BINARY instruction, authentication must be performed before, using the GENERAL AUTHENTICATE instruction,
- With the MIFARE CLASSIC READ instruction, the authentication is performed automatically by the reader, trying every keys one after the other, until one succeed.

This “automatic” authentication makes MIFARE CLASSIC READ instruction an interesting helper to read Mifare data easily.

*Do not invoke this function if the currently activated PICC/VICC is not a Mifare Classic!*

#### a. MIFARE CLASSIC READ using reader's keys

In this mode, the application doesn't specify anything. The reader tries every key he knows (both permanent keys in E2PROM and temporary keys previously loaded in volatile memory – use LOAD KEY to do so) until one succeeds.

*Since the reader must try all the keys, this method may take up to 1000ms. The ordering of the keys in reader's memory is very important to speed-up the process: the upper the right key is in the reader's memory, the sooner the authentication will succeed.*

*Note the the reader tries all “type A” keys first, and only afterwards all the “type B” keys. This behaviour has been chosen because in 95% of Mifare applications, the “type A” key is the preferred key for reading (where the “type B” key is used for writing).*

#### MIFARE CLASSIC READ command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hF3	h00	Block Number	-	-	XX

Refer to the READ BINARY command (§ 2.2.4) for response and status words.

**b. MIFARE CLASSIC READ selecting a key in the reader**

In this mode, the application chooses one the key previously loaded in the reader through the LOAD KEY instruction.

**MIFARE CLASSIC READ command APDU, selecting a key**

CLA	INS	P1	P2	Lc	Data In		Le
hFF	hF3	h00	Block Number	h02	Key Location or Type	Key Index	XX

The understanding and values for bytes **Key location or Key type** and **Key index** are documented in § 2.2.3 (GENERAL AUTHENTICATE instruction).

Refer to the READ BINARY instruction (§ 2.2.4) for response and status words.

**c. MIFARE CLASSIC READ with specified key**

In this mode, the application provides the 6-B value of the key to the reader.

*The reader tries the key as a “type A” first, and only afterwards as a “type B”.*

**MIFARE CLASSIC READ command APDU, with specified key**

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hF3	h00	Block Number	h06	Key value (6 bytes)	XX

Refer to the READ BINARY instruction (§ 2.2.4) for response and status words.

### 2.3.2. MIFARE CLASSIC WRITE instruction

The **MIFARE CLASSIC WRITE** instruction writes data into a Mifare Classic PICC (e.g. Mifare 1K or Mifare 4K, or Mifare Plus in level 1).

The difference with UPDATE BINARY lies in the authentication scheme:

- With the UPDATE BINARY instruction, authentication must be performed before, using the GENERAL AUTHENTICATE instruction,
- With the MIFARE CLASSIC WRITE instruction, the authentication is performed automatically by the reader, trying every keys one after the other, until one succeed.

This “automatic” authentication makes MIFARE CLASSIC WRITE instruction an interesting helper to write Mifare data easily.

*Do not invoke this function if the currently activated PICC/VICC is not a Mifare Classic!*

#### Important disclaimer

*Writing sector trailers (security blocks) is possible as long as the sector's current access condition allows it, but Mifare sector trailers have to follow a specific formatting rule (mix-up of the access conditions bits) to be valid. Otherwise, the sector becomes permanently unusable.*

*Before invoking MIFARE CLASSIC WRITE, always double check that you're not writing a sector trailer, and if you really have to do so, make sure the new content is formatted as specified in the datasheet of the PICC.*

#### a. MIFARE CLASSIC WRITE using reader's keys

In this mode, the application doesn't specify anything. The reader tries every key he knows (both permanent keys in E2PROM and temporary keys previously loaded in volatile memory) until one succeeds.

*Since the reader must try all the keys, this method may take up to 1000ms. The ordering of the keys in reader's memory is very important to speed-up the process: the upper the right key is in the reader's memory, the sooner the authentication will succeed.*

*Note the the reader tries all “type B” keys first, and only afterwards all the “type A” keys. This behaviour has been chosen because in 95% of Mifare applications, the “type B” key is the preferred key for writing<sup>9</sup>.*

<sup>9</sup> Mifare Classic cards issued by NXP are delivered in “transport configuration”, with no “B” key and an “A” key allowed for both reading and writing. This “transport configuration” gives poorest writing performance ; card issuer must start the card personalisation process by enabling a “B” key for writing.

### MIFARE CLASSIC WRITE command APDU

CLA	INS	P1	P2	Lc	Data In	Le
$_{\text{h}}\text{FF}$	$_{\text{h}}\text{F4}$	$_{\text{h}}\text{00}$	Block Number	XX	XX ... XX	-

Lc must be a multiple of 16.

Refer to the UPDATE BINARY instruction (§ 2.2.5) for response and status words.

#### ***b. MIFARE CLASSIC WRITE selecting a key in the reader***

In this mode, the application chooses one the key previously loaded in the reader through the LOAD KEY instruction.

### MIFARE CLASSIC WRITE command APDU, selecting a key

CLA	INS	P1	P2	Lc	Data In	Le
$_{\text{h}}\text{FF}$	$_{\text{h}}\text{F4}$	$_{\text{h}}\text{00}$	Block Number	XX	See below	-

### MIFARE CLASSIC WRITE command APDU, selecting a key: Data In bytes

Bytes 0 to Lc-3	Byte Lc-2	Byte Lc-1
Data to be written (multiple of 16 bytes)	Key Location or Type	Key Index

The understanding and values for bytes **Key location or Key type** and **Key index** are documented in § 2.2.3 (GENERAL AUTHENTICATE instruction).

Refer to the UPDATE BINARY instruction (§ 2.2.5) for response and status words.

#### ***c. MIFARE CLASSIC WRITE with specified key***

In this mode, the application provides the key to the reader.

*The reader tries the key as a “type B” first, and only afterwards as a “type A”.*

### MIFARE CLASSIC WRITE command APDU, with specified key

CLA	INS	P1	P2	Lc	Data In	Le
$_{\text{h}}\text{FF}$	$_{\text{h}}\text{F4}$	$_{\text{h}}\text{00}$	Block Number	XX	See below	-

**MIFARE CLASSIC WRITE command APDU, with specified key: Data In Bytes**

Bytes 0 to Lc-7	Bytes Lc-6 to Lc-1
Data to be written (multiple of 16 bytes)	Key value (6 bytes)

$Lc = 6 + 16 \times (\text{number of blocks to be written})$ .

Refer to the UPDATE BINARY instruction (§ 2.2.5) for response and status words.

### 2.3.3. MIFARE CLASSIC VALUE instruction

Firmware  $\geq$  1.70

The **MIFARE CLASSIC VALUE** instruction makes it possible to invoke the DECREMENT, INCREMENT, and RESTORE functions of a Mifare Classic PICC (e.g. Mifare 1K or Mifare 4K, or Mifare Plus in level 1), followed by a TRANSFER function.

*The DECREMENT, INCREMENT, RESTORE (and TRANSFER) functions could be performed only on the blocks that have been formatted as VALUE block in the sector trailer (access condition bits). Do not invoke this function on DATA blocks, and do not invoke this function if the currently activated PICC/VICC is not a Mifare Classic!*

#### MIFARE CLASSIC VALUE opcodes, operand, and transfer address

The P1 parameter in the MIFARE CLASSIC VALUE command APDU in the PICCs' operation code (*opcode*), as defined in Mifare Classic specification. Allowed values are:

- $_{\text{h}}\text{C1}$  for INCREMENT
- $_{\text{h}}\text{C0}$  for DECREMENT
- $_{\text{h}}\text{C2}$  for RESTORE

All three operations requires an operand. The operand is a 4-byte signed integer.

- INCREMENT operation: the operand must be  $> 0$  (between  $_{\text{h}}\text{00000001}$  and  $_{\text{h}}\text{7FFFFFFF}$ ). The operand is added to the current value of the source block, and the result is kept by the PICC in a register,
- DECREMENT operation: the operand must be  $> 0$  (between  $_{\text{h}}\text{00000001}$  and  $_{\text{h}}\text{7FFFFFFF}$ ). The operand is subtracted from the current value of the source block, and the result is kept by the PICC in a register,
- RESTORE operation: the operand must be  $0$  ( $_{\text{h}}\text{00000000}$ ). The PICC copies the current value of the source block into a register.

After the INCREMENT, DECREMENT or RESTORE operation has been performed by the PICC, the reader invokes the TRANSFER operation: the value of the register is written into a target block.

- If the destination block number is not the same as the source block number, the original value remains unchanged in the source block (this is a sort of 'backup' feature),
- If the destination block number is the same as the source block number, or not destination block number is defined, then the source block is overwritten with the new value.

**a. MIFARE CLASSIC VALUE using reader's keys**

In this mode, the application doesn't specify anything. The reader tries every key he knows (both permanent keys in E2PROM and temporary keys previously loaded in volatile memory) until one succeeds.

*Since the reader must try all the keys, this method may take up to 1000ms. The ordering of the keys in reader's memory is very important to speed-up the process: the upper the right key is in the reader's memory, the sooner the authentication will succeed.*

*For DECREMENT and RESTORE operations, the reader tries all "type A" keys first, and only afterwards all the "type B" keys.*

*For INCREMENT operation, the reader tries all "type B" keys first, and only afterwards all the "type A" keys.*

The destination block could optionally be specified at the end of the command APDU. If not, the source block is overwritten by the TRANSFER operation.

**MIFARE CLASSIC VALUE command APDU, using reader's key, without backup**

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hF5	Opcode	Source block	h04	Operand (4B – MSB first)	-

**MIFARE CLASSIC VALUE command APDU, using reader's key, with backup**

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hF5	Opcode	Source block	h05	Operand (4B – MSB first)	Dest. block

Refer to the UPDATE BINARY instruction (§ 2.2.5) for response and status words.

**b. MIFARE CLASSIC VALUE selecting a key in the reader**

In this mode, the application chooses one the key previously loaded in the reader through the LOAD KEY instruction.

The destination block could optionally be specified at the end of the command APDU. If not, the source block is overwritten by the TRANSFER operation.

**MIFARE CLASSIC VALUE command APDU, selecting a key, without backup**

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hF5	Opcode	Source block	h06	Operand (4B – MSB first)	Key location or Type

### MIFARE CLASSIC VALUE command APDU, selecting a key, with backup

CLA	INS	P1	P2	Lc	Data In				Le
hFF	hF5	Opcode	Source block	h07	Operand (4B – MSB first)	Key location or Type	Key index	Dest. block	-

The understanding and values for bytes **Key location or Key type** and **Key index** are documented in § 2.2.3 (GENERAL AUTHENTICATE instruction).

Refer to the UPDATE BINARY instruction (§ 2.2.5) for response and status words.

#### **c. MIFARE CLASSIC VALUE with specified key**

In this mode, the application provides the key to the reader.

*For DECREMENT and RESTORE operations, the reader tries the key as a “type A” first, and only afterwards as a “type B”.*

*For INCREMENT operation, the reader tries the key as a “type B” first, and only afterwards as a “type A”.*

The destination block could optionally be specified at the end of the command APDU. If not, the source block is overwritten by the TRANSFER operation.

### MIFARE CLASSIC VALUE command APDU, key specified, without backup

CLA	INS	P1	P2	Lc	Data In		Le
hFF	hF5	Opcode	Source block	h0A	Operand (4B – MSB first)	Key value (6B)	-

### MIFARE CLASSIC VALUE command APDU, key specified, with backup

CLA	INS	P1	P2	Lc	Data In			Le
hFF	hF5	Opcode	Source block	h0B	Operand (4B – MSB first)	Key value (6B)	Dest. block	-

Refer to the UPDATE BINARY instruction (§ 2.2.5) for response and status words.

### 2.3.4. CONTACTLESS SLOT CONTROL instruction

The **CONTACTLESS SLOT CONTROL** instruction allows pausing and resuming the card tracking mechanism of the contactless slot.

This is useful because card tracking implies sending commands to the PICC/VICC periodically (and watch-out its answer). Such commands may have unwanted side-effects, such as breaking the atomicity between a pair of commands. Switching the card tracking mechanism OFF during the transaction with solve this problem.

#### SLOT CONTROL command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hFB	See below	See below	-	-	-

#### SLOT CONTROL command parameters

P1	P2	Action	Fw
h00	h00	Resume the card tracking mechanism	≥ 1.52
h01	h00	Suspend the card tracking mechanism	≥ 1.52
h10	h00	Stop the RF field	≥ 1.52
h10	h01	Start the RF field	≥ 1.52
h10	h02	Reset the RF field (10ms pause)	≥ 1.52
h20	h00	T=CL de-activation (DESELECT <sup>10</sup> )	≥ 1.53
h20	h01	T=CL activation of ISO 14443-A card (RATS)	≥ 1.53
h20	h02	T=CL activation of ISO 14443-B card (Attrib)	≥ 1.53
h20	h04	Disable the next T=CL activation <sup>11</sup>	≥ 1.55
h20	h05	Disable every T=CL activation (until reset of the reader)	≥ 1.55
h20	h06	Enable T=CL activation again	≥ 1.55
h20	h07	Disable the next T=CL activation and force a RF reset	≥ 1.55
hDE	hAD	Stop the slot NOTE: a stopped slot is not available to <i>SCardConnect</i> any more. It may be restarted only through an <i>SCardControl</i> command.	≥ 1.52

<sup>10</sup> Or DISC for Innovatron cards. This makes it possible to operate ISO 14443-4 compliant cards at ISO 14443-3 level. No CARD INSERTED event is triggered, so the ATR of the card stays unchanged.

<sup>11</sup> Upon DISCONNECT, the CARD REMOVED event fires, then the CARD INSERTED event. A new ATR is computed, and reflects that the card runs at ISO 14443-3 level.

### SLOT CONTROL response

Data Out	SW1	SW2
-	See below	

### SLOT CONTROL status word

SW1	SW2	Meaning
<sub>h</sub> 90	<sub>h</sub> 00	Success

### 2.3.5. ENCAPSULATE instruction

The **ENCAPSULATE** instruction has been designed to help the applications access to PICC/VICC that don't comply with ISO 7816-4.

#### ENCAPSULATE command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hFE	See below	See below	XX	XX ... XX	XX

**Data In** is the frame to be sent to the PICC/VICC.

#### a. Contactless slot

#### ENCAPSULATE command parameter P1 for the contactless slot

*Firmware ≥ 1.51*

P1	Standard communication protocols
h00	Send the frame in the <b>T=CL</b> stream, using the ISO 14443-4 protocol <sup>12</sup> . Data In shall not include PCB nor CRC fields

*Firmware ≥ 1.53*

P1	Standard communication protocols
h01	Send the frame "as is" using the ISO 14443-3 A protocol. The standard parity bits are added (and checked in return) by the reader. The standard CRC is added (and checked in return) by the reader.
h02	Send the frame "as is" using the ISO 14443-3 B protocol. The standard CRC is added (and checked in return) by the reader.
h04	Send the frame "as is" using the ISO 15693 protocol. The standard CRC is added (and checked in return) by the reader.
h05	Send the frame "as is" using the ISO 15693 protocol. The UID of the VICC is added to the frame. The standard CRC is added (and checked in return) by the reader.

.../...

<sup>12</sup> This is the only way to send commands to a T=CL PICC that doesn't comply with the ISO 7816-4 APDU formatting, for instance a Desfire 0.4.

Firmware ≥ 1.53 (cont.)

P1	Non-standard communication
h09	Send the frame "as is" using the ISO 14443-3 A modulation. The standard parity bits are added (and checked in return) by the reader, but the CRC is <u>not</u> added (and not checked) by the reader → the application must append the CRC to Data In and check it in Data Out.
h0A	Send the frame "as is" using the ISO 14443-3 B modulation. The CRC is <u>not</u> added (and not checked) by the reader → the application must append the CRC to Data In and check it in Data Out.
h0C	Send the frame "as is" using the ISO 15693 modulation. The CRC is <u>not</u> added (and not checked) by the reader → the application must append the CRC to Data In and check it in Data Out.
P1	Mifare low level communication <sup>13</sup>
h0F	Send the frame "as is" using the ISO 14443-3 A modulation. The CRC is <u>not</u> added (and not checked) by the reader → the application must append the CRC to Data In and check it in Data Out. The parity bits are <u>not</u> added (and not checked) by the reader → the application must provide a valid stream, including the parity bits). The last byte is complete (8 bits will be sent)
h1F	Same as h0F, but only 1 bit of the last byte will be sent
h2F	Same as h0F, but only 2 bits of the last byte will be sent
h3F	Same as h0F, but only 3 bits of the last byte will be sent
h4F	Same as h0F, but only 4 bits of the last byte will be sent
h5F	Same as h0F, but only 5 bits of the last byte will be sent
h6F	Same as h0F, but only 6 bits of the last byte will be sent
h7F	Same as h0F, but only 7 bits of the last byte will be sent

<sup>13</sup> The above values allow an application to transmit "ciphered" Mifare frames (the CRYPTO1 stream cipher makes a non-standard use of the parity bits and CRC). The number of valid bits in the last byte of card's answer will be reported in SW2.

Firmware ≥ 1.54

P1	Redirection to another slot <sup>14</sup>
$\text{h}80$	Redirection to the main contact slot (if present)
$\text{h}81$	Redirection to the 1 <sup>st</sup> SIM/SAM slot (if present)
$\text{h}82$	Redirection to the 2 <sup>nd</sup> SIM/SAM slot (if present)
$\text{h}83$	Redirection to the 3 <sup>rd</sup> SIM/SAM slot (if present)
$\text{h}84$	Redirection to the 4 <sup>th</sup> SIM/SAM slot (if present)

**ENCAPSULATE command parameter P2 for the contactless slot**

P2 encodes the frame timeout.

P2	Timeout value
$\text{h}0$	If P1 = $\text{h}00$ , use the default T=CL timeout defined by the PICC (card's FWT) If P1 = $\text{h}04$ or P1 = $\text{h}05$ , use the default timeout allowed for ISO 15693 chips If P1 $\text{Ⓢ}00$ , P1 $\text{Ⓢ}04$ and P1 $\text{Ⓢ}05$ , this value shall not be used
$\text{h}1$	Timeout = 106 ETU $\text{Ⓢ}1\text{ms}$
$\text{h}2$	Timeout = 212 ETU $\text{Ⓢ}2\text{ms}$
$\text{h}3$	Timeout = 424 ETU $\text{Ⓢ}4\text{ms}$
$\text{h}4$	Timeout = 848 ETU $\text{Ⓢ}8\text{ms}$
$\text{h}5$	Timeout = 1696 ETU $\text{Ⓢ}16\text{ms}$
$\text{h}6$	Timeout = 3392 ETU $\text{Ⓢ}32\text{ms}$
$\text{h}7$	Timeout = 6784 ETU $\text{Ⓢ}65\text{ms}$
$\text{h}8$	Timeout = 13568 ETU $\text{Ⓢ}0,125\text{s}$
$\text{h}9$	Timeout = 27136 ETU $\text{Ⓢ}0,250\text{s}$
$\text{h}A$	Timeout = 54272 ETU $\text{Ⓢ}0,500\text{s}$
$\text{h}B$	Timeout = 108544 ETU $\text{Ⓢ}1\text{s}$
$\text{h}C$	Timeout = 217088 ETU $\text{Ⓢ}2\text{s}$
$\text{h}D$	Timeout = 434176 ETU $\text{Ⓢ}4\text{s}$
$\text{h}0-$	Set status word = $\text{h}6\text{F XX}$ , XX being the contactless specific error
$\text{h}8-$	Set status word = $\text{h}63 00$ on any contactless specific error

<sup>14</sup> Those values allow an application to transmit APDUs to a SAM or an auxiliary card through the PC/SC handle of the main card.

## b. Contact slots

### ENCAPSULATE command parameter P1 for the contact slots

P1	
h00	Send the frame in the T=0 or T=1 stream Other values are RFU

### ENCAPSULATE command parameter P2 for the contact slot

P2	
h00	Other values are RFU

### ENCAPSULATE response

Data Out	SW1	SW2
XX ... XX	See below	

**Data Out** is the frame returned by the PICC/VICC.

If *Data In* did include the CRC field (as indicated by P1), then *Data Out* also includes the CRC field (and CRC is not verified by the reader).

If *Data In* did not include the CRC field, then CRC is verified by the reader and not provided in *Data Out*.

### ENCAPSULATE status word

SW1	SW2	Meaning
h90	h00	Success - last byte of Data Out has 8 valid bits
h90	h01	Success - last byte of Data Out has 1 valid bits
h90	h02	Success - last byte of Data Out has 2 valid bits
h90	h03	Success - last byte of Data Out has 3 valid bits
h90	h04	Success - last byte of Data Out has 4 valid bits
h90	h05	Success - last byte of Data Out has 5 valid bits
h90	h06	Success - last byte of Data Out has 6 valid bits
h90	h07	Success - last byte of Data Out has 7 valid bits
h6F	XX	Error reported by the contactless interface (only allowed if high-order bit of P2 is 0). See chapter 6 for the list of possible values and their meaning.
h63	h00	Error reported by the contactless interface (when high-order bit of P2 is 1).
h62	h82	Le is greater than actual response from PICC/VICC
h6C	XX	Le is shorter than actual response from PICC/VICC

## 2.4. OTHER VENDOR SPECIFIC INSTRUCTIONS

### 2.4.1. READER CONTROL instruction

The **READER CONTROL** instruction allows driving the global behaviour of the **SpringCard PC/SC Reader** (LEDs, buzzer, etc. depending on product physical characteristics).

For advanced operation, or if you want to interact with the reader even when there's no card inserted, use *SCardControl* instead (see chapter 3).

*If your reader is multi-slot (contactless + contact or SAM), the READER CONTROL instruction is sent to one slot (a logical reader), but is likely to have a global impact to the whole physical reader.*

*In other words, sending a READER CONTROL instruction to one card channel may have an impact on another card channel.*

*It is highly recommended to use a synchronisation object (mutex, critical section, ...) to prevent any concurrent access to the same physical reader when the READER CONTROL instruction is called.*

#### READER CONTROL command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hF0	h00	h00	See below	See below	See below

##### a. Driving reader's LEDs

For a reader with only red and green LEDs, send the APDU:

```
FF F0 00 00 03 1E <red> <green>
```

For a reader with red, green and yellow / blue LEDs, send the APDU:

```
FF F0 00 00 04 1E <red> <green> <yellow/blue>
```

Choose values for red, green and yellow/blue in this table:

h00	LED is switched OFF
h01	LED is switched ON
h02	LED blinks slowly
h03	LED is driven automatically by reader's firmware ( <i>default behaviour</i> )
h04	LED blinks quickly
h05	LED performs the "heart-beat" sequence

To go back to default (LEDs automatically driven by the reader), send the APDU:

```
FF F0 00 00 01 1E
```

**b. Driving reader's buzzer**

Some hardware feature a single tone beeper. To start the buzzer, send the APDU:

```
FF F0 00 00 03 1C <duration MSB> <duration LSB>
```

Where duration specifies the length of the tone, in milliseconds (max is 60000ms).

Set duration to 0000 if you need to stop the buzzer before the duration started in a previous call.

To go back to default (buzzer automatically driven by the reader), send the APDU:

```
FF F0 00 00 01 1C
```

**c. Others**

The data block in the READER CONTROL instruction is forwarded "as is" to the reader control interpreter, as documented in chapter 3.

Therefore, every command documented in § 3.4 and starting with code  $_h58$  may be transmitted in the *SCardTransmit* link using the READER CONTROL instruction, exactly as if it were transmitted in a *SCardControl* link.

*Do not use this feature unless you know exactly what you are doing.*

## 2.4.2. TEST instruction

The **TEST** instruction has been designed to test the driver and/or the applications, with arbitrary length of data (in and out).

### TEST command APDU

CLA	INS	P1	P2	Lc	Data In	Le
$\text{hFF}$	$\text{hFD}$	See below	See below	XX	XX ... XX	XX

### TEST command parameters

Parameter P1 specifies the length of Data Out the application wants to receive from the reader:

$\text{h00}$  : empty Data Out, only SW returned

$\text{hFF}$  : 255 bytes of data + SW

All values between  $\text{h00}$  and  $\text{hFF}$  are allowed

6 low-order bits of P2 specify the delay between command and response.

$\text{h00}$  : no delay, response comes immediately

$\text{h3F}$  : 63 seconds between command and response

All values between 0 and 63 are allowed

2 high-order bits of P2 are RFU and must be set to 0.

### TEST response

Data Out	SW1	SW2
XX ... XX	See below	

Content of Data Out is not specified, and may contain either “random” or fixed data, depending on the reader implementation and current status.

## TEST status word

When 2 high-order bits of P2 are 0, the embedded APDU interpreter analyses the format of the APDU, and return appropriate status word. On the other hand, if at least one of those bits is 1, status word is fixed whatever the APDU format.

SW1	SW2	Meaning
$h_{90}$	$h_{00}$	Success, APDU correctly formatted
$h_{67}$	$h_{00}$	APDU is badly formatted (total length incoherent with Lc value)
$h_{6A}$	$h_{82}$	Le is greater than data length specified in P1
$h_{6C}$	P1	Le is shorter than data length specified in P1

### 2.4.3. CONFIGURE CALYPSO SAM specific instruction

This instruction is only available on devices with the Calypso option enabled.

The **CONFIGURE CALYPSO SAM** instruction activates internal shortcuts to speed-up Calypso transactions.

#### CONFIGURE CALYPSO SAM command APDU

CLA	INS	P1	P2	Lc	Data In	Le
hFF	hFC	See below	See below	h00	-	-

#### CONFIGURE CALYPSO SAM command parameters

P1	P2	Will return in Data Out
h04	h00	Configure Calypso SAM for 9600 bps communication
h04	h01	Configure Calypso SAM for 115200 bps communication
h08	h00	Disable Calypso internal DigestUpdate mode
h08	h01	Enable Calypso internal DigestUpdate mode When this mode is enabled, every APDU exchanged on the other slots is forwarded to the SAM within 2 Calypso DigestUpdate commands.

#### CONFIGURE CALYPSO SAM response

SW1	SW2
See below	

#### CONFIGURE CALYPSO SAM status word


SW1	SW2	Meaning
h90	h00	Success
h6B	h00	Wrong value for P1
h6F	hE7	SAM didn't answer with 9000 (maybe this is not a Calypso SAM !)
h6F	XX	Error code returned by the Gemcore

### 3. DIRECT CONTROL OF THE READER

#### 3.1. BASIS

In PC/SC architecture, the **SCardControl** function implements the dialogue between an application and the reader, even when there's no card in the slot.

Access to the reader must be gained using **SCardConnect**, specifying SCARD\_SHARE\_DIRECT as reader sharing mode.



*If your reader is multi-slot (contactless + contact and/or SAM), calling SCardConnect with the SCARD\_SHARE\_DIRECT flag set gives the caller an exclusive and direct access to one slot only (a logical reader).*

*It doesn't prevent another application (or thread) to access the same physical reader, through another slot.*

*It is highly recommended to use a system-wide synchronisation object (mutex, critical section, ...) to prevent any access to the same physical reader while one thread has taken direct access privilege.*

### 3.2. CONFIGURING THE DRIVER TO ALLOW DIRECT CONTROL

Being compliant with the CCID specification, **SpringCard PC/SC Readers** are supported by (at least) 5 USB drivers:

- SpringCard CCID driver for Windows (ref. SDD480),
- Microsoft CCID kernel-mode driver (USBCCID) coming with Windows 2000/XP/Vista,
- Microsoft CCID user-mode driver (WUDFUsbccidDriver) coming with Windows 7,
- The open-source CCID driver from the PCSC-Lite package on Linux, MacOS X, and other UNIX operating systems.

#### 3.2.1. Direct control using SpringCard SDD480

Direct control is always enabled in **SpringCard SDD480 driver**.

With this driver, in SCardControl function call, parameter dwControlCode shall be set to **SCARD\_CTL\_CODE(2048)**.

*SCARD\_CTL\_CODE is a macro defined in header winscard.h from Windows SDK. For non-C/C++ languages, replace SCARD\_CTL\_CODE(2048) by constant value `0x00241FE4` (`03219456`).*

#### 3.2.2. Direct control using MS USBCCID

With **MS USBCCID** driver, direct control of the reader must be enabled on a per-reader basis : each reader has its own USB serial number, and the direct control has to be explicitly enabled for this serial number.

This is done by writing a value in registry, either using **regedit** or custom software. See for instance the command line tool **ms\_ccid\_escape\_enable**, available with its source code in **SpringCard PC/SC SDK**.

**The target key in registry is**

```
HKEY_LOCAL_MACHINE
    SYSTEM
        CurrentControlSet
            Enum
                USB
                    VID_1C34&PID_XXXX
                        YYYYYYYY
                            Device Parameters
```

Where *xxxx* is the reader's Product Identifier (for instance, 7141 for Prox'N'Roll, 7113 for CrazyWriter, etc.) and *yyyyyyy* its serial number.

Under this registry key, create the registry entry **EscapeCommandEnabled**, of type **DWORD**, and set it to value **1**. Once the value has been written, unplug and plug the reader again (or restart the computer) so the driver will restart, taking the new parameter into account.

With this driver, in `SCardControl` function call, parameter `dwControlCode` shall be set to **SCARD\_CTL\_CODE(3050)**.

*SCARD\_CTL\_CODE* is a macro defined in header `winscard.h` from Windows SDK. For non-C/C++ languages, replace `SCARD_CTL_CODE(3500)` by constant value `0x004074F8` (`0x3225264`).

### 3.2.3. Direct control using MS WUDFUsbccidDriver

With **MS WUDFUsbccidDriver** (new user-mode driver introduced in Windows 7), direct control of the reader must also be enabled on a per-reader basis : each reader has its own USB serial number, and the direct control has to be explicitly enabled for this serial number.

This is done by writing a value in registry, either using **regedit** or custom software. See for instance the command line tool **ms\_ccid\_escape\_enable**, available with its source code in **SpringCard PC/SC SDK**.

**The target key in registry is**

```
HKEY_LOCAL_MACHINE
    SYSTEM
        CurrentControlSet
            Enum
                USB
                    VID_1C34&PID_xxxx
                        yyyyyyyy
                            Device Parameters
                                WUDFusbccidDriver
```

Where *xxxx* is the reader's Product Identifier (for instance, 7141 for Prox'N'Roll, 7113 for CrazyWriter, etc.) and *yyyyyyyy* its serial number.

Under this registry key, create the registry entry **EscapeCommandEnabled**, of type **DWORD**, and set it to value **1**. Once the value has been written, unplug and plug the reader again (or restart the computer) so the driver will restart, taking the new parameter into account.

With this driver, in SCardControl function call, parameter *dwControlCode* shall be set to **SCARD\_CTL\_CODE(3050)**.

*SCARD\_CTL\_CODE* is a macro defined in header *winscard.h* from Windows SDK. For non-C/C++ languages, replace *SCARD\_CTL\_CODE(3500)* by constant value **0x004074F8** (*0x3225264*).

**3.2.4. Direct control using PCSC-Lite CCID**

*To be written.*

### 3.3. IMPLEMENTATION DETAILS

#### 3.3.1. Sample code

```
#include <winscard.h>

// dwControlCode for SpringCard SDD480 driver
#define IOCTL_SC_PCSC_ESCAPE          SCARD_CTL_CODE(2048)
// dwControlCode for Microsoft CCID drivers
#define IOCTL_MS_PCSC_ESCAPE          SCARD_CTL_CODE(3050)

// This function is a wrapper around SCardControl
// It creates its own PC/SC context for convenience, but you
// may remain into a previously open context

// Note: Use SCardListReaders to get reader_name

LONG reader_control(const char *reader_name,
                   const BYTE in_buffer[],
                   DWORD in_length,
                   BYTE out_buffer[],
                   DWORD max_out_length,
                   DWORD *got_out_length)
{
    SCARDCONTEXT hContext;
    SCARDHANDLE hCard;

    LONG rc;
    DWORD dwProtocol;

    rc = SCardEstablishContext(SCARD_SCOPE_SYSTEM,
                              NULL,
                              NULL,
                              &hContext);

    if (rc != SCARD_S_SUCCESS)
        return rc;

    // get a direct connection to the reader
    // this must succeed even when there's no card

    rc = SCardConnect(hContext,
                     reader_name,
                     SCARD_SHARE_DIRECT,
                     0,
                     &hCard,
                     &dwProtocol);

    if (rc != SCARD_S_SUCCESS)
    {
        SCardReleaseContext(hContext);
        return rc;
    }

    // direct control through SCardControl
    // dwControlCode for SpringCard SDD480 driver

    rc = SCardControl(hCard,
                     IOCTL_SC_PCSC_ESCAPE,
                     in_buffer,
                     in_length,
```

```
        out_buffer,  
        max_out_length,  
        got_out_length);  
  
if ((rc == ERROR_INVALID_FUNCTION)  
    || (rc == ERROR_NOT_SUPPORTED)  
    || (rc == RPC_X_BAD_STUB_DATA))  
{  
    // direct control through SCardControl  
    // dwControlCode for Microsoft CCID drivers  
  
    rc = SCardControl(hCard,  
                     IOCTL_MS_PCSC_ESCAPE,  
                     in_buffer,  
                     in_length,  
                     out_buffer,  
                     max_out_length,  
                     got_out_length);  
}  
  
// close the connection  
// the dwDisposition parameter is coherent with the fact  
// that we didn't do anything with the card (or that there's  
// no card in the reader)  
  
SCardDisconnect(hCard, SCARD_LEAVE_CARD);  
SCardReleaseContext(hContext);  
  
return rc;  
}
```

### 3.3.2. [Link to K531/K632/SpringProx/CSB legacy protocol](#)

Sending an escape sequence through *SCardControl* (with appropriate value for *dwControlCode*) is exactly the same as sending a “legacy command” to a SpringCard reader running in **legacy** mode.

The detailed reference of all the command supported by our reader is available in CSB4 and/or K531/K632 development kits. The paragraphs below depict only a subset of the whole function list, but the functions listed here are the most useful in the PC/SC context.

### 3.3.3. [Format of response, return codes](#)

When dialogue with the reader has been performed successfully, *SCardControl* returns `SCARD_S_SUCCESS`, and at least one byte is returned in `out_buffer` (at position 0).

The value of this byte is the actual status code of the reader : `h00` on success, a non-zero value upon error. The complete list of reader’s error codes is given in chapter 5.

When there’s some data available, the data is returned at position 1 in `out_buffer`.

### 3.3.4. Redirection to the Embedded APDU Interpreter

*SCardControl* buffers starting by `_hFF` (CLA byte of the Embedded APDU Interpreter) as processed as if they were received in a *SCardTransmit* stream.

## 3.4. LIST OF AVAILABLE CONTROL SEQUENCES

### 3.4.1. Human interface related sequences

#### a. Driving reader's LEDs

For a reader with only red and green LEDs, send the sequence:

```
58 1E <red> <green>
```

For a reader with red, green and yellow / blue LEDs, send the sequence:

```
58 1E <red> <green> <yellow/blue>
```

Choose values for red, green and yellow/blue in this table:

<code>_h00</code>	LED is switched OFF
<code>_h01</code>	LED is switched ON
<code>_h02</code>	LED blinks slowly
<code>_h03</code>	LED is driven automatically by reader's firmware ( <i>default behaviour</i> )
<code>_h04</code>	LED blinks quickly
<code>_h05</code>	LED performs the "heart-beat" sequence

#### b. Driving reader's buzzer

Some hardware feature a single tone beeper. To start the buzzer, send the sequence:

```
58 1C <duration MSB> <duration LSB>
```

Where duration specifies the length of the tone, in milliseconds (max is 60000ms).

Set duration to 0 if you need to stop the buzzer before the duration started in a previous call.

To control buzzer's behaviour when a card is detected, see b

### 3.4.2. Obtaining information on reader and slot

The sequences below are useful to retrieve textual information such as product name, slot name, etc. The numerical information (such as version, serial number) are returned as hexadecimal strings.

Remember that the returned value (if some) is prefixed by the status code (<sub>h</sub>00 on success).

#### a. Reader “product-wide” information

Sequence	Will return...
58 20 01	Vendor name (“SpringCard”)
58 20 02	Product name
58 20 03	Product serial number
58 20 04	USB vendor ID and product ID
58 20 05	Product version
58 20 10	NXP MfRCxxx product code
58 20 11	Gemalto Gemcore product name and version

#### b. Slot related information

Sequence	Will return...
58 21	Name of the current slot
58 21 00	Name of slot 0
58 21 01	Name of slot 1
58 21 NN	Name of slot N

Slot naming obey to the following rule:

- The contactless slot is named “Contactless”,
- The contact smartcard slot (when present) is named “Contact”,
- The external SIM/SAM slot (when present) is named “SIM/SAM (Main)”,
- The two internal SIM/SAM slots (when present) are named “SIM/SAM (Aux A)” and “SIM/SAM (Aux B)”.

### 3.4.3. Stopping / starting a slot

When a slot is stopped, the reader

- powers down the smartcard in the slot (if some),
- disable the slot<sup>15</sup>,
- send the “card removed” event if there was a card in the slot.

When a slot is started again, the reader

- enable the slot<sup>16</sup>,
- try to power up the smartcard in the slot (if some),
- if a card has been found, send the “card inserted” event.

#### a. Stopping a slot

Sequence	Will return...
58 22	Stop current slot
58 22 00	Stop slot 0
58 22 01	Stop slot 1
58 22 NN	Stop slot N

#### b. Starting a slot

Sequence	Will return...
58 23	Start current slot
58 23 00	Start slot 0
58 23 01	Start slot 1
58 23 NN	Start slot N

<sup>15</sup> On contactless slot, the antenna RF field is switched OFF

<sup>16</sup> On contactless slot, the antenna RF field is switched ON

### 3.4.4. Accessing reader's non-volatile memory (configuration registers)

Most **SpringCard PC/SC Readers** feature a non-volatile memory to store configuration registers. See next paragraph for the list of these registers, and their allowed values.

#### *a. Reading reader's registers*

To read the value of the configuration register at <index>, send the sequence:

```
58 0E <index>
```

Remember that the returned value (if some) is prefixed by the status code (`_h00` on success, `_h16` if the value is not defined in the non-volatile memory).

#### *b. Writing reader's registers*

To define the value of the configuration register at <index>, send the sequence:

```
58 0D <index> <...data...>
```

Send an empty <data> (zero-length) to erase the current value.

*The non-volatile memory has a limited write/erase endurance.*

*Writing any configuration register more than 100 times may permanently damage your product.*

### 3.5. CONFIGURATION REGISTERS

#### 3.5.1. Protocol list

*Firmware ≥ 1.52*

This register defines the list of protocols activated by the reader. Any PICC/VICC compliant with one of the active protocols will be “seen”, and the others ignored.

**Address:  $\text{hB0}$  – Size: 2 bytes (MSB first)**

	Bit	Activ. protocol (if set)	Support
msb	15	RFU	
	14	RFU	
	13	RFU	
	12	Kovio RF Barcode	Fw ≥ 1.64 A B
	11	Innovision Topaz/Jewel (NFC Forum's type 1 tags)	Fw ≥ 1.60 A B C D
	10	RFU	
	9	RFU	
	8	RFU	
	7	Innovatron (legacy Calypso cards – sometimes called 14443-B')	A B C D
	6	ASK CTS256B et CTS512B	A B C D
	5	ST Micro Electronics SRxxx	A B C D
	4	Inside Contactless PicoPass (also HID iClass)	Fw ≥ 1.55 A B C D
	3	NXP ICODE1	B
	2	ISO 15693	B D
	1	ISO 14443-B	A B C D
lsb	0	ISO 14443-A	A B C D

Default value:  $\text{hFFFF}$  (all supported protocols are activated)

#### Hardware support

- A Supported by RC531-based hardware (some custom versions of CSB6)
- B Supported by RC632-based hardware (CSB6 mainstream)
- C Supported by RC523/PN512-based hardware (NFC'Roll, H512)
- D Supported by RC633-based hardware (H663)

### 3.5.2. CCID slot mapping

**Address:**  $\text{hB1}$

*RFU*, leave undefined (unless instructed by SpringCard support team).

### 3.5.3. CLA byte of CCID interpreter

This register defines the CLA (class) byte affected to the APDU interpreter (see § 2.1.1).

To disable the APDU interpreter, define this register to  $\text{h00}$ .

**Address:**  $\text{hB2}$  – **Size:** 1 byte

Default value:  $\text{hFF}$

### 3.5.4. Misc. options for the contactless slot

*Firmware*  $\geq 1.52$

This register defines the behaviour of the PC/SC contactless reader.

**Address:**  $\text{hB3}$  – **Size:** 1 byte

Bit	Action if set	Note
msb 7	Innovatron: return the “real” T=0 ATR (as supplied in REPGEN) instead of building a pseudo ATR	Setting this bit breaks the compatibility with MS CCID driver, because the card is connected in T=1 where its ATR claims it is T=0 only <sup>17</sup>
6	Use only standard values for PIX.NN in the ATR	Numerous contactless PICCs/VICCs have not been registered by their vendor in the PC/SC specification to get a standard PIX.NN. SpringCard has defined vendor-specific values for those cards (see 4.1.5). If this bit is set, these non-standard values will not be used, and PIX.NN will be fixed to $\text{h0000}$ for all PICCs/VICCs that are not in the standard.

<sup>17</sup> Firmware  $< 1.52$  returns the “real” T=0 ATR only. This prevents correct operation with Innovatron Calypso cards when Microsoft’s CCID driver is used. Use SpringCard’s CCID driver instead.

5	Disable the pause in RF field after the PICC/VICC has been removed	When the PICC/VICC stops responding, the reader pauses its RF field for 10 to 20ms. Setting this bit disable this behaviour.
4	Disable the pause in RF field after the PICC/VICC during the polling	During the polling sequence, the reader pauses its RF field for 10 to 20ms between the polling loops. Setting this bit disable this behaviour.
3	RFU	
2	RFU	
1	No T=CL activation over ISO 14443-B	Send SLOT CONTROL P1,P2= <sub>h</sub> 20,01 to activate the PICC manually
lsb 0	No T=CL activation over ISO 14443-A	Send SLOT CONTROL P1,P2= <sub>h</sub> 20,02 to activate the PICC manually

Default value: <sub>h</sub>00 (T=CL active over 14443 A and B)

### 3.5.5. AFI

This register defines the AFI for ISO 14443-B and ISO 15693 polling.

**Address: <sub>h</sub>B4 – Size: 2 bytes**

Bit	Values / Meaning
MSB 15-8	Specify the AFI to be used in ISO 14443-B polling
LSB 7-0	Specify the AFI to be used in ISO 15693 polling

Default value: <sub>h</sub>0000 (all PICC/VICC will respond)

### 3.5.6. Firmware operating mode

This register defines how the product's firmware will be seen by the computer. It can be either PC/SC or Legacy. Note that this documentation is related to PC/SC mode only.

*Setting an inappropriate value in this register will make the reader permanently unusable.*

**Address:  $_{h}C0$  – Size: 1 byte**

Value	Operating mode
$_{h}00$	RFU
$_{h}01$	Legacy mode
$_{h}02$	PC/SC mode
$_{h}03$	Not supported by this firmware
$_{h}80$	RFU
$_{h}81$	Legacy mode without serial number in USB descriptor
$_{h}82$	PC/SC mode without serial number in USB descriptor
$_{h}83$	Not supported by this firmware

Default value:  $_{h}02$  (PC/SC)

**3.5.7. Advanced RF configuration**

*a. Field level and modulation indexes*

**Address:  $_{h}C1$**

Leave undefined (unless instructed by SpringCard support team).

*b. TX (reader → card) parameters*

**Address:  $_{h}C6$**

RFU, leave undefined (unless instructed by SpringCard support team).

*c. RX (card → reader) parameters*

**Address:  $_{h}C7$**

RFU, leave undefined (unless instructed by SpringCard support team).

*d. Misc. settings*

**Address:  $_{h}C8$**

RFU, leave undefined (unless instructed by SpringCard support team).

**3.5.8. Calypso compliance**

**Address:  $_{h}C2$**

Deprecated, leave undefined (unless instructed by SpringCard support team).

### 3.5.9. T=CL speed limit

Firmware  $\geq$  1.52

This register defines the fastest speed that the reader will try to negotiate when a T=CL (ISO 14443-4) PICC enters its field.

*SpringCard PC/SC Readers are theoretically able to communicate with PICCs at 848kbps in both directions, but the actual maximum speed depends heavily on the characteristics of the PICC, and on the reader's environment.*

*Therefore, it is generally speaking better to put the limit at 106kbps or 212kbps. Most readers ship with a factory configuration limiting them at 212kbps for ISO 14443-A and 106kbps for ISO 14443-B.*

*Communication is slower yet more reliable, so the overall transaction time often appears faster because there are fewer errors and retries than with a higher baudrate.*

Address:  $_{h}C4$  – Size: 2 bytes (MSB first)

Bit	Meaning (if set)
<b>ISO 14443-A DS</b>	
msb 15	RFU, must be 0
14	Allow ISO 14443-A DS (PICC $\rightarrow$ reader) = 848kbps
13	Allow ISO 14443-A DS (PICC $\rightarrow$ reader) = 424kbps
12	Allow ISO 14443-A DS (PICC $\rightarrow$ reader) = 212kbps
<b>ISO 14443-A DR</b>	
11	RFU, must be 0
10	Allow ISO 14443-A DR (reader $\rightarrow$ PICC) = 848kbps
9	Allow ISO 14443-A DR (reader $\rightarrow$ PICC) = 424kbps
8	Allow ISO 14443-A DR (reader $\rightarrow$ PICC) = 212kbps
<b>ISO 14443-B DS</b>	
7	RFU, must be 0
6	Allow ISO 14443-B DS (PICC $\rightarrow$ reader) = 848kbps
5	Allow ISO 14443-B DS (PICC $\rightarrow$ reader) = 424kbps
4	Allow ISO 14443-B DS (PICC $\rightarrow$ reader) = 212kbps
<b>ISO 14443-B DR</b>	
3	RFU, must be 0
2	Allow ISO 14443-B DR (reader $\rightarrow$ PICC) = 848kbps
1	Allow ISO 14443-B DR (reader $\rightarrow$ PICC) = 424kbps
lsb 0	Allow ISO 14443-B DR (reader $\rightarrow$ PICC) = 212kbps

Default value:  $_{h}1111$  (212kbps)<sup>18</sup>.

<sup>18</sup> For firmware  $\leq$  1.50, readers are limited to 106kbps in both direction.

### 3.5.10. T=CL options

This register defines the behaviour of the ISO 14443-4 ("T=CL") subsystem.

**Address:  $_{h}C5$  – Size: 4 bytes**

Bit	Action if set
MSB 31-24	Extra guard time
23-16	Number of retries when the PICC doesn't answer (communication timeout, and no other error detected)
15-8	Number of retries when a communication error is detected (CRC, parity, framing...)
LSB 7-0	RFU, must be $_{h}00$

Default value:  $_{h}00030300$

### 3.5.11. Extended ATQB

*Firmware  $\geq 1.70$*

Use this register to configure the extended ATQB support for ISO 14443-B cards.

**Address:  $_{h}C9$  – Size: 1 byte**

Bit	Action if set	Note
msb 7	RFU	
6	RFU	
5	RFU	
4	Activate extended ATQB	If this bit is set, this reader will ask for an extended ATQB from ISO 14443-B. Not all cards do support this feature.
3	RFU	
2	RFU	
1	RFU	
lsb 0	RFU	

Default value:  $_{h}00$  (normal ATQB)

### 3.5.12. Buzzer and LEDs settings

*Firmware  $\geq 1.70$*

If the reader has some LEDs, the reader signals its state (card present, card absent, error) on its LEDs. You may disable this feature by setting bit 7 of this register to 1 (the application is still able to control the LEDs as documented in § 3.4.1.a.).

If the reader has a buzzer, the buzzer sounds every time a PICC/VICC is activated. The 6 low-order bytes of this register define the duration or this beep, in 10ms interval. To disable the automatic beep on card arrival, set this value to 0 (the application is still able to control the buzzer as documented in § 3.4.1.b.).

**Address:  $\text{hCC}$  – Size: 1 byte**

Bit		Values / Meaning
msb	7	1 : the reader doesn't signal its state on the LEDs 0 : the reader does signal its state on the LEDs
	6	RFU, must be 0
lsb	5	Duration of the automatic beep on card arrival, x 10ms (0 to 630ms) Set to $\text{h00}$ to disable the automatic beep

Default value:  $\text{h08}$  (80ms beep on PICC/VICC arrival)

## 4. WORKING WITH CONTACTLESS CARDS – USEFUL HINTS

### 4.1. RECOGNIZING AND IDENTIFYING PICC/VICC IN PC/SC ENVIRONMENT

#### 4.1.1. ATR of an ISO 14443-4 compliant smartcard

If the PICC is with 14443 up to level 4 (“T=CL”), the reader builds a pseudo-ATR using the standard format defined in PC/SC specification:

**a. For ISO 14443-A:**

Offset	Name	Value	Meaning (according to 7816-3)
0	TS	$h3B$	Direct convention
1	T0	$h8\dots$	Higher nibble 8 means: no TA1, no TB1, no TC1. TD1 to follow Lower nibble is the number of historical bytes (0 to 15)
2	TD1	$h80$	Higher nibble 8 means: no TA2, no TB2, no TC2. TD2 to follow Lower nibble 0 means: protocol T=0
3	TD2	$h01$	Higher nibble 8 means: no TA3, no TB3, no TC3, no TD3 Lower nibble 1 means: protocol T=1
4	H1	...	Historical bytes from ATS response
...	...		
3+k	Hk		
4+k	TCK	XX	Checksum (XOR of bytes 1 to 3+k)

**b. For ISO 14443-B:**

Offset	Name	Value	Meaning (according to 7816-3)
0	TS	$h3B$	Direct convention
1	T0	$h88$	Higher nibble 8 means: no TA1, no TB1, no TC1. TD1 to follow Lower nibble is the number of historical bytes (8)
2	TD1	$h80$	Higher nibble 8 means: no TA2, no TB2, no TC2. TD2 to follow Lower nibble 0 means: protocol T=0
3	TD2	$h01$	Higher nibble 8 means: no TA3, no TB3, no TC3, no TD3 Lower nibble 1 means: protocol T=1
4	H1	...	Application data from ATQB
5	H2		
6	H3		
7	H4		

8	H5	...	Protocol info byte from ATQB
9	H6		
10	H7		
11	H8	XX	MBLI from ATTRIB command
12	TCK	XX	Checksum (XOR of bytes 1 to 11)

**c. For Innovatron (legacy Calypso cards)<sup>19</sup>:**

Offset	Name	Value	Meaning (according to 7816-3)
0	TS	<sub>h</sub> 3B	Direct convention
1	T0	<sub>h</sub> 8...	Higher nibble 8 means: no TA1, no TB1, no TC1. TD1 to follow Lower nibble is the number of historical bytes (0 to 15)
2	TD1	<sub>h</sub> 80	Higher nibble 8 means: no TA2, no TB2, no TC2. TD2 to follow Lower nibble 0 means: protocol T=0
3	TD2	<sub>h</sub> 01	Higher nibble 8 means: no TA3, no TB3, no TC3, no TD3 Lower nibble 1 means: protocol T=1
4	H1	...	Historical bytes from REPGEN. This is the last part of the card's T=0 ATR, including its serial number <sup>20</sup> .
...	...		
3+k	Hk		
4+k	TCK	XX	Checksum (XOR of bytes 1 to 3+k)

*Most Calypso cards are able to communicate both according to ISO 14443-B or to Innovatron protocol. The choice between the two protocols is unpredictable. The same card will have two different ATR (one is ISO 14443-B is selected, the other if Innovatron protocol is selected). The host application must get and check the card's serial number<sup>21</sup> to make sure it will not start a new transaction on the same card as earlier.*

<sup>19</sup> When bit 7 of register <sub>h</sub>B3 is unset (and firmware version is ≥ 1.52). Otherwise, the “real” card ATR (found in REPGEN) is returned. This ATR reports that the card supports T=0 only, but the card behaves as it were T=1. This behaviour is not compliant with Microsoft's CCID driver.

<sup>20</sup> As a consequence, all the cards have a different ATR.

<sup>21</sup> Provided in the historical bytes of the ATR when the Innovatron protocol is selected, or available through the Calypso “Select Application” command.

#### 4.1.2. ATR of a wired-logic PICC/VICC

For contactless memory cards and RFID tags (Mifare, CTS, etc.), the reader builds a pseudo-ATR using the normalized format described in PC/SC specification:

Offset	Name	Value	
0	TS	$_{h}3B$	Direct convention
1	T0	$_{h}8F$	Higher nibble 8 means: no TA1, no TB1, no TC1. TD1 to follow Lower nibble is the number of historical bytes (15)
2	TD1	$_{h}80$	Higher nibble 8 means: no TA2, no TB2, no TC2. TD2 to follow Lower nibble 0 means: protocol T=0
3	TD2	$_{h}01$	Higher nibble 8 means: no TA3, no TB3, no TC3, no TD3 Lower nibble 1 means: protocol T=1
4	H1	$_{h}80$	
5	H2	$_{h}4F$	Application identifier presence indicator
6	H3	$_{h}0C$	Length to follow (12 bytes)
7	H4	$_{h}A0$	Registered Application Provider Identifier <b>A0 00 00 03 06</b> is for PC/SC workgroup
8	H5	$_{h}00$	
9	H6	$_{h}00$	
10	H7	$_{h}03$	
11	H8	$_{h}06$	
12	H9	PIX.SS	Protocol (see 4.1.4)
13	H10	PIX.NN	Card name (see 4.1.5)
14	H11		
15	H12	00	RFU
16	H13	00	
17	H14	00	
18	H15	00	
19	TCK	XX	Checksum (XOR of bytes 1 to 18)

### 4.1.3. Using the GET DATA instruction

With the GET DATA instruction (documented in § 2.2.1), the host application is able to retrieve every information needed to identify a PICC/VICC:

- Serial number (UID or PUPI),
- Protocol related values (ATQA and SAKA or ATQB, ...).

### 4.1.4. Contactless protocol

The **standard** byte (**PIX.SS** in PC/SC specification) is constructed as follow:

b7	b6	b5	b4	b3	b2	b1	b0	Description
0	0	0	0	0	0	0	0	No information given
0	0	0	0	0	0	0	1	ISO 14443 A, level 1
0	0	0	0	0	0	1	0	ISO 14443 A, level 2
0	0	0	0	0	0	1	1	ISO 14443 A, level 3 or 4 (and Mifare)
0	0	0	0	0	1	0	1	ISO 14443 B, level 1
0	0	0	0	0	1	1	0	ISO 14443 B, level 2
0	0	0	0	0	1	1	1	ISO 14443 B, level 3 or 4
0	0	0	0	1	0	0	1	ICODE 1
0	0	0	0	1	0	1	1	ISO 15693

**Note:** **PIX.SS** is defined for both memory and micro-processor based cards, but available in the ATR for memory cards only. In the other case, use the GET DATA instruction (with parameters P1,P2=<sub>h</sub>F1,00) to get the underlying protocol used by the smartcard.

#### 4.1.5. Contactless card name bytes

The **name** bytes (**PIX.NN** in PC/SC specification) are specified as follow:

NN	Card name	Fw
<i>Values specified by PC/SC</i>		
h00 h01	NXP Mifare Standard 1k	
h00 h02	NXP Mifare Standard 4k	
h00 h03	NXP Mifare UltraLight Other Type 2 NFC Tags ( <i>NFC Forum</i> ) with a capacity <= 64 bytes	
h00 h06	ST Micro Electronics SR176	
h00 h07	ST Micro Electronics SRI4K, SRIX4K, SRIX512, SRI512, SRT512	≥ 1.55
h00 h0A	Atmel AT88SC0808CRF	
h00 h0B	Atmel AT88SC1616CRF	
h00 h0C	Atmel AT88SC3216CRF	
h00 h0D	Atmel AT88SC6416CRF	
h00 h12	Texas Instruments TAG IT	
h00 h13	ST Micro Electronics LRI512	
h00 h14	NXP ICODE SLI	
h00 h16	NXP ICODE1	
h00 h21	ST Micro Electronics LRI64	
h00 h24	ST Micro Electronics LR12	
h00 h25	ST Micro Electronics LRI128	
h00 h26	NXP Mifare Mini	
h00 h2F	Innovision Jewel	
h00 h30	Innovision Topaz (NFC Forum type 1 tag)	
h00 h34	Atmel AT88RF04C	
h00 h35	NXP ICODE SL2	
h00 h3A	NXP Mifare UltraLight C Other Type 2 NFC Tags ( <i>NFC Forum</i> ) with a capacity > 64 bytes	≥ 1.62

NN	Card name	Fw
<i>SpringCard proprietary extension<sup>22</sup></i>		
<sub>h</sub> FF <sub>h</sub> A0	Generic/unknown 14443-A card	
<sub>h</sub> FF <sub>h</sub> A1	Kovio RF barcode	≥ 1.63
<sub>h</sub> FF <sub>h</sub> B0	Generic/unknown 14443-B card	
<sub>h</sub> FF <sub>h</sub> B1	ASK CTS 256B	
<sub>h</sub> FF <sub>h</sub> B2	ASK CTS 512B	
<sub>h</sub> FF <sub>h</sub> B3	Pre-standard ST Micro Electronics SRI 4K	< 1.55
<sub>h</sub> FF <sub>h</sub> B4	Pre-standard ST Micro Electronics SRI X512	< 1.55
<sub>h</sub> FF <sub>h</sub> B5	Pre-standard ST Micro Electronics SRI 512	< 1.55
<sub>h</sub> FF <sub>h</sub> B6	Pre-standard ST Micro Electronics SRT 512	< 1.55
<sub>h</sub> FF <sub>h</sub> B7	Inside Contactless PICOTAG/PICOPASS	
<sub>h</sub> FF <sub>h</sub> B8	Generic Atmel AT88SC / AT88RF card	
<sub>h</sub> FF <sub>h</sub> C0	Calypso card using the Innovatron protocol	
<sub>h</sub> FF <sub>h</sub> D0	Generic ISO 15693 from unknown manufacturer	
<sub>h</sub> FF <sub>h</sub> D1	Generic ISO 15693 from EM Marin (or Legic)	
<sub>h</sub> FF <sub>h</sub> D2	Generic ISO 15693 from ST Micro Electronics, block number on 8 bits	
<sub>h</sub> FF <sub>h</sub> D3	Generic ISO 15693 from ST Micro Electronics, block number on 16 bits	
<sub>h</sub> FF <sub>h</sub> FF	Virtual card (test only)	

**Note:** PIX.NN is specified for memory cards only. Even if the GET DATA instruction allows to retrieve PIX.NN even for micro-processor based cards (smartcards), the returned value is unspecified and shall not be used to identify the card.

<sup>22</sup> The cards in this list are not referenced by PC/SC specification at the date of writing. In case they are added to the specification, the future firmware versions will have to use the new value. It is therefore advised **not to check those values** in the applications, as they are likely to be removed in the future. Set bit 6 of configuration register <sub>h</sub>B3 (§ 3.5.4.) to force PIX.NN = <sub>h</sub>00 <sub>h</sub>00 instead of using those proprietary values.

## 4.2. ISO 14443-4 PICCs

### 4.2.1. Desfire first version (0.4)

Since this PICC is not ISO 7816-4 compliant, the Desfire commands must be wrapped in an ENCAPSULATED instruction, with P1= $_{h}00$  (§ 2.3.5). The reader translates the C-APDU into a native Desfire command, retrieve the native Desfire answer, and translates it into a valid R-APDU.

### 4.2.2. Desfire EV0 (0.6) and EV1

This PICC is ISO 7816-4 compliant. Native commands are wrapped into ISO 7816-4 APDUs with a card-specific CLA =  $_{h}90$ . Please refer to the card's datasheet for details.

### 4.2.3. Calypso cards

A Calypso card is ISO 7816-4 compliant. You may work with a contactless Calypso card as if it were inserted in a contact smartcard reader.

### 4.3. WIRED-LOGIC PICCs BASED ON ISO 14443-A

#### 4.3.1. Mifare Classic

The PICCs covered by this chapter are:

- Mifare 1k (NXP MF1ICS50, **PIX.NN** =  $_{\text{h}}0001$ ),
- Mifare 4k (NXP MF1ICS70, **PIX.NN** =  $_{\text{h}}0002$ ),
- Mifare Mini (NXP MF1ICS20, **PIX.NN** =  $_{\text{h}}0026$ ),
- Mifare Plus (X or S) when used in level 1 (see § 4.3.2).

Please download the datasheets of the cards at [www.nxp.com](http://www.nxp.com). Useful information are available at [www.mifare.net](http://www.mifare.net).

All these PICCs are divided into 16-byte blocks. The blocks are grouped in sectors. At the end of every sector a specific block (“sector trailer”) is reserved for security parameters (access keys and access conditions).

#### Operating multi-standard PICCs as Mifare Classic

Some ISO 14443-4 compliant smartcards or NFC objects are also able to emulate Mifare Classic cards, but due to the ISO 14443-4 (T=CL) compliance, the reader will “hide” their Mifare emulation mode and make them appear as high-level smartcards.

There are 3 ways to force the reader to stay at Mifare level:

- Send the T=CL DESELECT command to the PICC (SLOT CONTROL instruction with  $P1, P2 =_{\text{h}}20, 00$ ),
- Reset the RF field and temporarily disable T=CL activation (SLOT CONTROL instruction with  $P1, P2 =_{\text{h}}10, 03$ ),
- Permanently disable T=CL activation through configuration register  $_{\text{h}}B3$ .

##### a. READ BINARY instruction

In the READ BINARY command APDU,

- P1 must be  $_{\text{h}}00$ ,
- P2 is the address of the first block to be read (0 to 63 for a Mifare 1k, 0 to 255 for a Mifare 4k),

Since the size of every block is 16, Le must be a multiple of 16,

- When  $Le =_{\text{h}}00$  and the address is aligned on a sector boundary, all the data blocks of the sector are returned (48 or 240 bytes),

- When  $Le = \text{h}00$  and the address is not aligned, a single block is returned (16 bytes).

Note that when a sector trailer (security block) is read, the keys are not readable (they are masked by the PICC).

The READ BINARY instruction can't cross sector boundaries ; the GENERAL AUTHENTICATE instruction must be called for each sector immediately before READ BINARY.

*Using the MIFARE CLASSIC READ instruction (§ 3.3.5) is easier and may shorten the transaction time.*

### **b. UPDATE BINARY instruction**

In the UPDATE BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the first block to be written (1 to 63 for a Mifare 1k, 1 to 255 for a Mifare 4k),

Since the size of every block is 16, Lc must be a multiple of 16 (48 bytes for standard sectors, 240 bytes for the largest sectors in Mifare 4k).

The UPDATE BINARY instruction can't cross sector boundaries ; the GENERAL AUTHENTICATE instruction must be called for each sector immediately before UPDATE BINARY.

### **Important disclaimer**

*Writing sector trailers (security blocks) is possible as long as the sector's current access condition allows it, but Mifare sector trailers have to follow a specific formatting rule (mix-up of the access conditions bits) to be valid. Otherwise, the sector becomes permanently unusable.*

*Before invoking MIFARE CLASSIC WRITE, always double check that you're not writing a sector trailer, and if you really have to do so, make sure the new content is formatted as specified in the datasheet of the PICC.*

*Using the MIFARE CLASSIC WRITE instruction (§ 2.3.2) is easier and may shorten the transaction time.*

### **c. Specific instructions for Mifare Classic**

3 specific instructions exist to work with Mifare Classic PICCs:

- MIFARE CLASSIC READ, see § 2.3.1,
- MIFARE CLASSIC WRITE, see § 2.3.2,
- MIFARE CLASSIC VALUE (implementing INCREMENT, DECREMENT and RESTORE followed by TRANSFER), see § 2.3.3.

### 4.3.2. Mifare Plus X and Mifare Plus S

Please download the datasheets of the cards at [www.nxp.com](http://www.nxp.com).

The Mifare Plus implements 4 different security levels. The behaviour of the card changes dramatically with the selected security level.

*SpringCard has developed the PCSC\_MIFPLUS software library (available as source code and as pre-compiled DLL in the SDK) to help working with Mifare Plus cards without going down at the APDU level and without the need to implement the security scheme by yourself.*

*For the documentation of this API, go to*

*[http://www.springcard.com/support/apidoc/pcsc\\_mifplus/index.html](http://www.springcard.com/support/apidoc/pcsc_mifplus/index.html)*

#### **a. Level 0**

At level 0, the PICC is ISO 14443-4 (T=CL) compliant. The reader builds a smartcard ATR according to § 4.1.1. The historical bytes of the ATS are included in the ATR and help recognizing the card at this level.

As the PICC is not ISO 7816-4 compliant, the commands shall be sent wrapped in an ENCAPSULATED instruction with P1=<sub>h</sub>00 (§ 2.3.5).

At the end of the personalisation process, the RF field must be reset (so the PICC will restart at Level 1 or more). Send the SLOT CONTROL instruction with P1,P2=<sub>h</sub>10,02 to do so (§ 2.3.4)<sup>23</sup>.

#### **b. Level 1**

At level 1, the PICC emulates a Mifare Classic (§ 4.3.1). The reader builds a memory card ATR according to § 4.1.1.

The application shall use the MIFARE CLASSIC READ and MIFARE CLASSIC WRITE instructions to work with the card at this level.

The PICC supports a new AES authentication Function. Use the ENCAPSULATE instruction with P1=<sub>h</sub>01 (§ 2.3.5) to implement this function.

In order to increase the security level of the card (going to level 2 or level 3), an ISO 14443-4 (T=CL) session must be manually started, even if the PICC announces that it is not T=CL compliant. Send the SLOT CONTROL instruction with P1,P2=<sub>h</sub>20,01 to do so (§ 2.3.4). Afterwards, process as documented for level 0.

#### **c. Level 2**

The level 2 is not available on Mifare Plus S.

---

<sup>23</sup> As a consequence, the card will be reported as REMOVED, then a new CARD INSERT event will be triggered (but with a different ATR as the security level is different).

Working with the Mifare Plus X at this level is possible thanks to the low level instruction calls (SLOT CONTROL, ENCAPSULATE) but is not implemented in the reader (and not supported by our software library).

**d. Level 3**

At level 3, the PICC is ISO 14443-4 (T=CL) compliant. The reader builds a smartcard ATR according to § 4.1.1. The historical bytes of the ATS are included in the ATR and help recognizing the card at this level.

Since the card is not ISO 7816-4 compliant, the commands shall be sent wrapped in an ENCAPSULATED instruction, with P1=<sub>n</sub>00 (§ 2.3.5).

### 4.3.3. Type 2 NFC Tags (NFC Forum) - Mifare UltraLight and UltraLight C

The cards covered by this chapter are:

- Mifare UL - NXP MF01CU1 (PIX.NN =  $_{\text{h}}0003$ ),
- Mifare UL C - NXP MF01CU2 (PIX.NN =  $_{\text{h}}003A$ ),
- Any PICC compliant with NFC Forum Type 2 tag specification.

Please download the datasheets of the cards at [www.nxp.com](http://www.nxp.com). Please visit [www.nfcforum.org](http://www.nfcforum.org) for the Type 2 tag specification.

All these cards are divided into 4-byte *pages*. It is possible to write only one page at once, but reading is generally done 4 pages by 4 pages (16 bytes). A NFC Forum Type 2 tag could also be optionally divided into sectors of 256 pages (1024 bytes).

*It isn't possible to discover the actual capacity of a compliant PICC at protocol level.*

*If the PICC is already formatted according to NFC Forum specification, the capacity is stored among other data in the 1<sup>st</sup> OTP page (CC – capability container bytes).*

*If any other cases, the application may find the number of pages by sending READ BINARY instruction, incrementing the address, until it fails.*

*Pay attention that some of those PICCs will unfortunately not fail but truncate the address; for instance a PICC with only 16 pages (0 to 15) may return the content of pages 0, 1, 2 and 3 when the address 16 is read. But as pages 0 and 1 store the UID (serial number) of the PICC, comparing pages 16, 17 to pages 0, 1 is enough to understand that the end of the memory space has been reached.*

#### **a. READ BINARY instruction**

In the READ BINARY command APDU,

- P1 must be  $_{\text{h}}00$  for Mifare UL and Mifare UL C. For other NFC Forum Type 2 tags that have more than one sector, P1 is the sector number.
- P2 is the address of the first page to be read (0 to 15 for Mifare UltraLight, 0 to 40 for Mifare UltraLight C; for other NFC Forum Type 2 tags, refer to the datasheet).

Since the size of a page is 4 bytes, Le must be multiple of 4. When  $Le=_{\text{h}}00$ , 4 pages are returned (16 bytes).

It is possible to read the complete data area of a Mifare UL in a single call by setting Le to  $_{\text{h}}40$  (64 bytes). For Mifare UL C, the same result is achieved by setting Le to  $_{\text{h}}90$  (144 bytes).

**b. UPDATE BINARY instruction**

In the UPDATE BINARY command APDU,

- P1 must be  $\text{h}00$  for Mifare UL and Mifare UL C. For other NFC Forum Type 2 tags that have more than one sector, P1 is the sector number,
- P2 is the address of the (single) page to be written (2 to 15 for Mifare UltraLight, 2 to 40 for Mifare UltraLight C; for other NFC Forum Type 2 tags, refer to the datasheet).

Since the size of a page is 4 bytes, Lc must be 4, exactly.

*Some pages holds OTP (one-time-programming) bits, and/or lock bits that are intended to make the PICC memory read only. Do not write on those pages without a good understanding of the consequences.*

**c. Mifare UltraLight C 3-DES authentication**

The Mifare UltraLight C supports a 3-pass Triple-DES authentication feature.

Use the ENCAPSULATE instruction with  $\text{P1}=\text{h}01$  (§ 2.3.5) to implement this function.

*SpringCard has developed the PCSC\_MIFULC software library (available as source code and as pre-compiled DLL in the SDK) to help working with Mifare UltraLight C cards without the need to implement the security scheme by yourself.*

*For the documentation of this API, go to*

*[http://www.springcard.com/support/apidoc/pcsc\\_mifulc/index.html](http://www.springcard.com/support/apidoc/pcsc_mifulc/index.html)*

#### 4.3.4. NFC Forum Type 1 tags - Innovision Topaz/Jewel

The PICCs covered by this chapter are:

- Innovision Topaz (**PIX.NN =  $_{h}002F$** ),
- Innovision Jewel (**PIX.NN =  $_{h}0030$** ).

##### **a. READ BINARY instruction (full card)**

In the READ BINARY command APDU,

- P1 must be  $_{h}00$ ,
- P2 must be  $_{h}00$ ,

Set  $Le=_{h}00$ . The whole card content is returned as once.

##### **b. READ BINARY instruction (single byte)**

In the READ BINARY command APDU,

- P1 must be  $_{h}00$ ,
- P2 is the address of the first byte to be read (0 to 127),

Le can be any length but  $_{h}01$ .

*Using the above READ BINARY (FULL CARD) instruction is 10 times faster than this BYTE LEVEL version.*

##### **c. UPDATE BINARY instruction (single byte)**

In the UPDATE BINARY command APDU,

- P1 must be  $_{h}00$ ,
- P2 is the address of the byte to be written (0 to 127),

Lc must be 1, exactly.

*Some bytes holds OTP (one-time-programming) bits, and/or lock bits that are intended to make the PICC memory read only. Do not write on those bytes without a good understanding of the consequences.*

## 4.4. WIRED-LOGIC PICCs BASED ON ISO 14443-B

### 4.4.1. ASK CTS256B and CTS512B

The PICCs covered by this chapter are:

- ASK CTS256B (**PIX.NN =  $_{\text{h}}\text{FFB1}$** ),
- ASK CTS512B or CTM512B (**PIX.NN =  $_{\text{h}}\text{FFB2}$** ).

These PICCs are divided into 2-byte *areas*.

#### ***a. READ BINARY instruction***

In the READ BINARY command APDU,

- P1 must be  $_{\text{h}}00$ ,
- P2 is the address of the first area to be read (0 to 15 for CTS256B, 0 to 31 for CTS512B),

Since the size of every area is 2, Le must be multiple of 2 (up to 32 bytes for CTS256B, up to 64 bytes CTS512B),

When  $Le=_{\text{h}}00$ , a single area is returned (2 bytes).

#### ***b. UPDATE BINARY instruction***

In the UPDATE BINARY command APDU,

- P1 must be  $_{\text{h}}00$ ,
- P2 is the address of the area to be written,

Since the size of every area is 2, Lc must be 2, exactly.

***Some areas play a particular role in the configuration of the PICC. Do not write on those areas without a good understanding of the consequences.***

#### 4.4.2. ST Micro Electronics SR176

These PICCs are identified by **PIX.NN =  $\text{h}0006$** .

They are divided into 2-byte *blocks*.

##### **a. READ BINARY instruction**

In the READ BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the first block to be read (0 to 15),

Since the size of every block is 2, Le must be multiple of 2 (up to 32 bytes),

When  $\text{Le}=\text{h}00$ , a single block is returned (2 bytes).

##### **b. UPDATE BINARY instruction**

In the UPDATE BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the block to be written,

Since the size of every block is 2, Lc must be 2, exactly.

*Some blocks play a particular role in the configuration of the PICC. Do not write on those blocks without a good understanding of the consequences.*

#### 4.4.3. ST Micro Electronics SRI4K, SRIX4K, SRI512, SRX512, SRT512

These PICCs are identified by **PIX.NN =  $\text{h}0007$** .

They are divided into 4-byte *blocks*.

##### ***a. READ BINARY instruction***

In the READ BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the first block to be read,

Since the size of every block is 2, Le must be multiple of 4,

When  $\text{Le}=\text{h}00$ , a single block is returned (4 bytes).

##### ***b. UPDATE BINARY instruction***

In the UPDATE BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the block to be written,

Since the size of every block is 4, Lc must be 4, exactly.

***Some blocks play a particular role in the configuration of the PICC. Do not write on those blocks without a good understanding of the consequences.***

#### 4.4.4. Inside Contactless PicoPass, ISO 14443-2 mode

This part applies to chips named either “PicoPass or PicoTag” when the ISO 14443-3 compliance is NOT enabled in the card (see § 4.4.5 in the other case).

Those PICCs exist in two sizes (2K → 256 B, 16K → 2 kB), and in non-secure (2K, 16K) or secure (2KS, 16KS) versions. They are divided into 8-byte blocks.

They are currently identified by **PIX.NN** =  $\text{hFFB7}$  and **PIX.SS** =  $\text{h06}$  (ISO 14443-B level 2). Pay attention that this may change in future versions since PC/SC has registered new PIX.NN for these PICCs.

**SpringCard PC/SC readers** may read/write the non-secure chips only (2K, 16K). The behaviour with the secure chips is undefined.

##### **a. READ BINARY instruction**

In the READ BINARY command APDU,

- P1 must be  $\text{h00}$ ,
- P2 is the address of the first block to be read (2K: 0 to 31; 16K: 0 to 255),

Since the size of every block is 8, Le must be multiple of 8,

When  $\text{Le}=\text{h00}$ , a single block is returned (8 bytes).

##### **b. UPDATE BINARY instruction**

In the UPDATE BINARY command APDU,

- P1 must be  $\text{h00}$ ,
- P2 is the address of the block to be written (2K: 0 to 31; 16K: 0 to 255),

Since the size of every block is 8, Lc must be 8, exactly.

*Some blocks play a particular role in the configuration of the PICC. Do not write on those blocks without a good understanding of the consequences.*

##### **c. Page select**

The Inside specific Page select function is not implemented in the reader. Use the ENCAPSULATE instruction to send it directly to the PICC.

#### 4.4.5. Inside Contactless PicoPass, ISO 14443-3 mode

This part applies to chips named either “PicoPass or PicoTag” when the ISO 14443-3 compliance IS enabled in the card (see § 4.4.4 in the other case).

Those PICCs exist in two sizes (2K → 256 B, 16K → 2 kB), and in non-secure (2K, 16K) or secure (2KS, 16KS) versions. They are divided into 8-byte blocks.

They are currently identified by **PIX.NN** = **hFFB7** and **PIX.SS** = **h07** (ISO 14443-B level 3 or 4). Pay attention that this may change in future versions since PC/SC has registered new PIX.NN for these PICCs.

**SpringCard PC/SC readers** may read/write the non-secure chips only (2K, 16K). The behaviour with the secure chips is undefined.

##### **a. READ BINARY instruction**

In the READ BINARY command APDU,

- P1 must be **h00**,
- P2 is the address of the first block to be read (2K: 0 to 31; 16K: 0 to 255),

Since the size of every block is 8, Le must be multiple of 8,

When  $Le=h00$ , a single block is returned (8 bytes).

##### **b. UPDATE BINARY instruction**

In the UPDATE BINARY command APDU,

- P1 must be **h00**,
- P2 is the address of the block to be written (2K: 0 to 31; 16K: 0 to 255),

Since the size of every block is 8, Lc must be 8, exactly.

*Some blocks play a particular role in the configuration of the PICC. Do not write on those blocks without a good understanding of the consequences.*

#### 4.4.6. Atmel CryptoRF

The PICCs covered by this chapter are:

- AT88SC0808CRF (**PIX.NN** = **h000A**),
- AT88SC1616CRF (**PIX.NN** = **h000B**),
- AT88SC3216CRF (**PIX.NN** = **h000C**),
- AT88SC6416CRF (**PIX.NN** = **h000D**),
- AT88SCRF04C (**PIX.NN** = **h0034**).

**SpringCard PC/SC readers** implement the read and write functions in non-authenticated mode. Advanced functions and authenticated communication has to be implemented by the application within an ENCAPSULATE instruction.

*The reader always activates this PICC with CID=**h01**. Use this CID to build the actual command to be sent through the ENCAPSULATE instruction.*

##### **a. READ BINARY instruction**

In the READ BINARY command APDU,

P1,P2 is the first address to be read,

Le is the length to be read (1 to 32 bytes).

**Note:** the READ BINARY instruction maps to the “Read User Zone” low-level command. The “Read System Zone” command is not implemented in the reader, and therefore must be encapsulated.

##### **b. UPDATE BINARY instruction**

In the UPDATE BINARY command APDU,

P1,P2 is the first address to be written,

Lc is the length to be written (1 to 32 bytes).

**Note:** the UPDATE BINARY instruction maps to the “Write User Zone” low-level command. The “Write System Zone” command is not implemented in the reader, and therefore must be encapsulated.

## 4.5. ISO 15693 VICCs

Only the readers based on RC632 or RC663 do implement the VCD mode.

### 4.5.1. ISO 15693-3 read/write commands

The size of the blocks depend on the chip. Known sizes are

- 1 byte for ST Micro Electronics LRI64 (**PIX.NN =  $\text{h}0021$** ),
- 4 bytes for NXP ICODE-SLI (**PIX.NN =  $\text{h}0014$** ) and Texas Instrument TagIT chips (**PIX.NN =  $\text{h}0012$** ) and other ST Micro Electronics chips,
- 8 bytes for EM Marin chips (**PIX.NN =  $\text{h}FFD1$** ).

Please read the documentation of the VICC you're working with to know the actual size of its blocks, and the number of existing blocks.

*Some VICCs feature special blocks called either OTP (one-time-programming), WORM (write one, read many) that can't be overwritten nor erased after a first write operation. Do not write on those blocks without a good understanding of the consequences.*

#### a. READ BINARY instruction

In the READ BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the first block to be read ; please read documentation of your VICC to know its number of blocks,

Le must be a multiple of the size of the blocks,

When  $\text{Le}=\text{h}00$ , a single block is returned (length depending on the VICC).

**Note:** ISO 15693 defines 2 functions to read data: READ SINGLE BLOCK and READ MULTIPLE BLOCKS. The reader's READ BINARY instruction tries both of them until one succeed.

#### b. UPDATE BINARY instruction

In the UPDATE BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the block to be written, please read documentation of your VICC to know its number of blocks,

Lc must be the size of the block, exactly.

**Note:** ISO 15693 defines 2 functions to write data: WRITE SINGLE BLOCK and WRITE MULTIPLE BLOCKS. The reader's UPDATE BINARY instruction tries both of them until one succeed.

#### 4.5.2. Read/write commands for ST Micro Electronics chips with a 2-B block address

Firmware  $\geq 1.70$ .

ST Micro Electronics' M24LR16E (**PIX.NN =  $_{\text{h}}\text{FFD3}$** ) implements an extended version of ISO 15693's commands, where the address are on 2 bytes instead of one.

Proceed as with other ISO 15693 chips with this difference: in READ BINARY and UPDATE BINARY instructions, P1 is the high-order byte of the address and could be non-zero.

#### 4.5.3. Other ISO 15693 commands

The ISO 15693 standard defines numerous optional commands, and allows chip manufacturer to implement a huge number of custom or proprietary commands. It is therefore not possible to implement all of them in the readers. Hopefully, the ENCAPSULATE instruction (INS =  $_{\text{h}}\text{FE}$ , see § 2.3.5.) makes it easy to send any command to the 15693 chip currently activated by the reader.

Since the reader operates the ISO 15693 chip in addressed mode (the VICC is never put into *quiet state*), the UID of the chip shall be provided within every command frame. The insertion of the UID is performed automatically by the ENCAPSULATE instruction when parameter P1 is set to  $_{\text{h}}\text{05}$ .

The APDU shall be build as follow:

CLA	INS	P1	P2	Lc	Data In			Le
$_{\text{h}}\text{FF}$	$_{\text{h}}\text{FE}$	$_{\text{h}}\text{05}$	$_{\text{h}}\text{00}$	XX	Command flags	Command code	Command data (optional)	$_{\text{h}}\text{00}$

Note: Le could be omitted.

#### Allowed values for the 'command flags' byte

Bit		Value	Description
7	RFU	0	
6	Option	0/1	Meaning is defined by the command description. Please refer to the ISO 15693:3 standard and/or to the datasheet of the VICC for details
5	Address	1	The UID of the VICC is included in the command frame
4	Select	0	Not using the VICC quiet state
3	Protocol extension	0/1	Must be 0 for standard commands Some VICC may implement vendor-specific commands that require to have this bit set to 1
2	Inventory	0	It is not allowed to invoke the INVENTORY command through an ENCAPSULATE APDU
1	Data rate	1	High data rate shall be used
0	Sub carrier	0	A single sub-carrier shall be used

As a summary, typical values for the 'command flags' byte are:

- $_{h}22$  when the option flag is not set
- $_{h}62$  when the option flag is required by the PICC or the command

**a. Read single block**

ISO 15693 command code :  $_{h}20$

The APDU is

```
FF FE 05 00 03 22 20 <block number>
```

**b. Write single block**

ISO 15693 command code :  $_{h}21$

The APDU is

```
FF FE 05 00 <3 + data length> 22 21 <block number> <...data...>
```

The length of the data must match the size of the block. Please refer to the VICC's datasheet to know the size of its block.

**c. Lock block**

ISO 15693 command code :  $_{h}22$

The APDU is

```
FF FE 05 00 03 22 22 <block number>
```

**Locking a block makes it permanently read-only. This operation can't be cancelled. Do not perform this operation without a good understanding of the consequence.**

**d. Write AFI**

ISO 15693 command code :  $_{h}27$

The APDU is

```
FF FE 05 00 03 22 27 <new AFI>
```

**e. Lock AFI**

ISO 15693 command code :  $_{h}28$

The APDU is

```
FF FE 05 00 02 22 28
```

**Locking the AFI can't be cancelled. Do not perform this operation without a good understanding of the consequence.**

**f. Write DSFID**

ISO 15693 command code :  $h29$

The APDU is

```
FF FE 05 00 03 22 29 <new DSFID>
```

**g. Lock DSFID**

ISO 15693 command code :  $h2A$

The APDU is

```
FF FE 05 00 02 22 2A
```

**Locking the DSFID can't be cancelled. Do not perform this operation without a good understanding of the consequence.**

**h. Get system information**

ISO 15693 command code :  $h2B$

The APDU is

```
FF FE 05 00 02 22 2B
```

**Note:** the reader always sends the *Get system information* command to the VICC, as part of the discovery process. Invoke the GET DATA instruction (§ 2.2.1) to retrieve the value already returned by the VICC to the reader.

#### 4.5.4. NXP ICODE1

*Only the readers based on RC632 do support NXP ICODE1.*

These VICCs are identified by **PIX.NN =  $\text{h}0016$** .

##### ***a. READ BINARY instruction***

In the READ BINARY command APDU,

- P1 must be  $\text{h}00$ ,
- P2 is the address of the first block to be read (0 to 15),

Since the size of every block is 4, Le must be multiple of 4 (up to 64 bytes).

##### ***b. UPDATE BINARY instruction***

This function is not implemented. The reader is not able to write into ICODE1 cards.

## 5. SPECIFIC ERROR CODES

When the APDU interpreter returns SW1 =  $\text{h}6\text{F}$ , the value of SW2 maps to one of the reader specific error codes listed below.

SW2	Symbolic name <sup>24</sup>	Meaning
$\text{h}01$	MI_NOTAGERR	No answer received (no card in the field, or card is mute)
$\text{h}02$	MI_CRCERR	CRC error in card's answer
$\text{h}04$	MI_AUTHERR	Card authentication failed
$\text{h}05$	MI_PARITYERR	Parity error in card's answer
$\text{h}06$	MI_CODEERR	Invalid card response opcode
$\text{h}07$	MI_CASCLEVEX	Bad anti-collision sequence
$\text{h}08$	MI_SERNRERR	Card's serial number is invalid
$\text{h}09$	MI_LOCKED	Card or block locked
$\text{h}0\text{A}$	MI_NOTAUTHERR	Card operation denied, must be authenticated first
$\text{h}0\text{B}$	MI_BITCOUNTEERR	Wrong number of bits in card's answer
$\text{h}0\text{C}$	MI_BYTECOUNTEERR	Wrong number of bytes in card's answer
$\text{h}0\text{D}$	MI_VALUEERR	Card counter error
$\text{h}0\text{E}$	MI_TRANSERR	Card transaction error
$\text{h}0\text{F}$	MI_WRITEERR	Card write error
$\text{h}10$	MI_INCRERR	Card counter increment error
$\text{h}11$	MI_DECRERR	Card counter decrement error
$\text{h}12$	MI_READERR	Card read error
$\text{h}13$	MI_OVFLERR	RC: FIFO overflow
$\text{h}15$	MI_FRAMINGERR	Framing error in card's answer
$\text{h}16$	MI_ACCESSERR	Card access error
$\text{h}17$	MI_UNKNOWN_COMMAND	RC: unknown opcode
$\text{h}18$	MI_COLLERR	A collision has occurred
$\text{h}19$	MI_COMMAND_FAILED	RC: command execution failed
$\text{h}1\text{A}$	MI_INTERFACEERR	RC: hardware failure
$\text{h}1\text{B}$	MI_ACCESSTIMEOUT	RC: timeout
$\text{h}1\text{C}$	MI_NOBITWISEANTICOLL	Anti-collision not supported by the card(s)
$\text{h}1\text{F}$	MI_CODINGERR	Bad card status
$\text{h}20$	MI_CUSTERR	Card: vendor specific error
$\text{h}21$	MI_CMDSUPERR	Card: command not supported

<sup>24</sup> As used in SpringProx API (defines in springprox.h)

h22	MI_CMDFMTERR	Card: format of command invalid
h23	MI_CMDOPTERR	Card: option of command invalid
h24	MI_OTHERERR	Card: other error
h3C	MI_WRONG_PARAMETER	Reader: invalid parameter
h64	MI_UNKNOWN_FUNCTION	Reader: invalid opcode
h70	MI_BUFFER_OVERFLOW	Reader: internal buffer overflow
h7D	MI_WRONG_LENGTH	Reader: invalid length

#### DISCLAIMER

This document is provided for informational purposes only and shall not be construed as a commercial offer, a license, an advisory, fiduciary or professional relationship between PRO ACTIVE and you. No information provided in this document shall be considered a substitute for your independent investigation.

The information provided in document may be related to products or services that are not available in your country.

This document is provided "as is" and without warranty of any kind to the extent allowed by the applicable law. While PRO ACTIVE will use reasonable efforts to provide reliable information, we don't warrant that this document is free of inaccuracies, errors and/or omissions, or that its content is appropriate for your particular use or up to date. PRO ACTIVE reserves the right to change the information at any time without notice.

PRO ACTIVE doesn't warrant any results derived from the use of the products described in this document. PRO ACTIVE will not be liable for any indirect, consequential or incidental damages, including but not limited to lost profits or revenues, business interruption, loss of data arising out of or in connection with the use, inability to use or reliance on any product (either hardware or software) described in this document.

These products are not designed for use in life support appliances, devices, or systems where malfunction of these product may result in personal injury. PRO ACTIVE customers using or selling these products for use in such applications do so on their own risk and agree to fully indemnify PRO ACTIVE for any damages resulting from such improper use or sale.

#### COPYRIGHT NOTICE

All information in this document is either public information or is the intellectual property of PRO ACTIVE and/or its suppliers or partners.

You are free to view and print this document for your own use only. Those rights granted to you constitute a license and not a transfer of title : you may not remove this copyright notice nor the proprietary notices contained in this documents, and you are not allowed to publish or reproduce this document, either on the web or by any mean, without written permission of PRO ACTIVE.

**Copyright © PRO ACTIVE SAS 2012, all rights reserved.**

#### EDITOR'S INFORMATION

**PRO ACTIVE SAS** company with a capital of 227 000 €

RCS EVRY B 429 665 482

Parc Gutenberg, 13 voie La Cardon

91120 Palaiseau – FRANCE

#### CONTACT INFORMATION

For more information and to locate our sales office or distributor in your country or area, please visit

[www.springcard.com](http://www.springcard.com)